{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:21:04Z","timestamp":1742912464568,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":54,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_3","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"29-58","source":"Crossref","is-referenced-by-count":1,"title":["Quartz: A Synchronous Language for Model-Based Design of Reactive Embedded Systems"],"prefix":"10.1007","author":[{"given":"Klaus","family":"Schneider","sequence":"first","affiliation":[]},{"given":"Jens","family":"Brandt","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"3_CR1","unstructured":"Benveniste A, Bournai P, Gautier T, Le Guernic P (1985) SIGNAL: a data flow oriented language for signal processing. Research report 378, Institut National de Recherche en Informatique et en Automatique (INRIA), Rennes"},{"issue":"1","key":"3_CR2","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste A, Caspi P, Edwards S, Halbwachs N, Le Guernic P, de Simone R (2003) The synchronous languages twelve years later. Proc IEEE 91(1):64\u201383","journal-title":"Proc IEEE"},{"issue":"1","key":"3_CR3","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1007\/BF02811340","volume":"17","author":"G Berry","year":"1992","unstructured":"Berry G (1992) A hardware implementation of pure Esterel. Sadhana 17(1):95\u2013130","journal-title":"Sadhana"},{"key":"3_CR4","unstructured":"Berry G (1999) The constructive semantics of pure Esterel. \nhttp:\/\/www-sop.inria.fr\/members\/Gerard.Berry\/Papers\/EsterelConstructiveBook.pdf"},{"key":"3_CR5","unstructured":"Berry G (2000) The Esterel v5 language primer. \nftp:\/\/ftp.inrialpes.fr\/pub\/synalp\/reports\/esterel-primer.pdf.gz"},{"issue":"2","key":"3_CR6","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0167-6423(92)90005-V","volume":"19","author":"G Berry","year":"1992","unstructured":"Berry G, Gonthier G (1992) The Esterel synchronous programming language: design, semantics, implementation. Sci Comput Program 19(2):87\u2013152","journal-title":"Sci Comput Program"},{"key":"3_CR7","unstructured":"Boussinot F (1998) SugarCubes implementation of causality. Research report 3487, Institut National de Recherche en Informatique et en Automatique (INRIA), Sophia Antipolis"},{"key":"3_CR8","unstructured":"Brandt J (2013) Synchronous models for embedded software. Master\u2019s thesis, Department of Computer Science, University of Kaiserslautern. Habilitation"},{"key":"3_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9087-9","author":"J Brandt","year":"2012","unstructured":"Brandt J, Gem\u00fcnde M, Schneider K, Shukla S, Talpin JP (2012) Representation of synchronous, asynchronous, and polychronous components by clocked guarded actions. Des Autom Embed Syst (DAEM). doi:10.1007\/s10617-012-9087-9","journal-title":"Des Autom Embed Syst (DAEM)"},{"issue":"7","key":"3_CR10","doi-asserted-by":"crossref","first-page":"917","DOI":"10.1109\/TSE.2012.85","volume":"39","author":"J Brandt","year":"2013","unstructured":"Brandt J, Gem\u00fcnde M, Schneider K, Shukla S, Talpin JP (2013) Embedding polychrony into synchrony. IEEE Trans Softw Eng (TSE) 39(7):917\u2013929","journal-title":"IEEE Trans Softw Eng (TSE)"},{"key":"3_CR11","unstructured":"Brandt J, Schneider K (2011) Separate translation of synchronous programs to guarded actions. Internal report 382\/11, Department of Computer Science, University of Kaiserslautern, Kaiserslautern"},{"key":"3_CR12","first-page":"47","volume-title":"Languages, compilers, and tools for embedded systems (LCTES)","author":"J Brandt","year":"2010","unstructured":"Brandt J, Schneider K, Shukla S (2010) Translating concurrent action oriented specifications to synchronous guarded actions. In: Lee J, Childers B (eds) Languages, compilers, and tools for embedded systems (LCTES). ACM, Stockholm, pp\u00a047\u201356"},{"key":"3_CR13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-4210-9","volume-title":"Asynchronous circuits","author":"J Brzozowski","year":"1995","unstructured":"Brzozowski J, Seger CJ (1995) Asynchronous circuits. Springer, New York\/Berlin"},{"key":"3_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-68612-7","volume-title":"Introduction to discrete event systems","author":"C Cassandras","year":"2008","unstructured":"Cassandras C, Lafortune S (2008) Introduction to discrete event systems, 2nd edn. Springer, New York","edition":"2"},{"key":"3_CR15","volume-title":"Parallel program design","author":"K Chandy","year":"1989","unstructured":"Chandy K, Misra J (1989) Parallel program design. Addison-Wesley, Austin"},{"key":"3_CR16","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1007\/3-540-44585-4_39","volume-title":"Computer aided verification (CAV)","author":"E Closse","year":"2001","unstructured":"Closse E, Poize M, Pulou J, Sifakis J, Venter P, Weil D, Yovine S (2001) TAXYS: a tool for the development and verification of real-time embedded systems. In: Berry G, Comon H, Finkel A (eds) Computer aided verification (CAV). LNCS, vol\u00a02102. Springer, Paris, pp\u00a0391\u2013395"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Closse E, Poize M, Pulou J, Venier P, Weil D (2002) SAXO-RT: interpreting Esterel semantics on a sequential execution structure. Electron Notes Theor Comput Sci (ENTCS) 65(5):80\u201394. Workshop on synchronous languages, applications, and programming (SLAP)","DOI":"10.1016\/S1571-0661(05)80443-8"},{"key":"3_CR18","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1007\/3-540-61474-5_86","volume-title":"Computer aided verification (CAV)","author":"D Dill","year":"1996","unstructured":"Dill D (1996) The Murphi verification system. In: Alur R, Henzinger T (eds) Computer aided verification (CAV). LNCS, vol\u00a01102. Springer, New Brunswick, pp\u00a0390\u2013393"},{"issue":"2","key":"3_CR19","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1109\/43.980257","volume":"21","author":"S Edwards","year":"2002","unstructured":"Edwards S (2002) An Esterel compiler for large control-dominated systems. IEEE Trans Comput Aided Des Integr Circuits Syst (T-CAD) 21(2):169\u2013183","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (T-CAD)"},{"key":"3_CR20","first-page":"159","volume-title":"Design automation conference (DAC)","author":"S Edwards","year":"2003","unstructured":"Edwards S (2003) Making cyclic circuits acyclic. In: Design automation conference (DAC). ACM, Anaheim, pp\u00a0159\u2013162"},{"key":"3_CR21","unstructured":"Edwards S, Kapadia V, Halas M (2004) Compiling Esterel into static discrete-event code. In: Synchronous languages, applications, and programming (SLAP), Barcelona"},{"key":"3_CR22","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0941-1","volume-title":"Designing embedded systems with the SIGNAL programming language","author":"A Gamatie","year":"2010","unstructured":"Gamatie A (2010) Designing embedded systems with the SIGNAL programming language. Springer, New York"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Gamati\u00e9 A, Gautier T, Le Guernic P, Talpin J (2007) Polychronous design of embedded real-time applications. ACM Trans Softw Eng Methodol (TOSEM) 16(2), Article 9. \nhttp:\/\/dl.acm.org\/citation.cfm?id=1217298","DOI":"10.1145\/1217295.1217298"},{"key":"3_CR24","volume-title":"On the symbolic analysis of combinational loops in circuits and synchronous programs","author":"N Halbwachs","year":"1995","unstructured":"Halbwachs N, Maraninchi F (1995) On the symbolic analysis of combinational loops in circuits and synchronous programs. In: Euromicro conference. IEEE Computer Society, Como"},{"issue":"4","key":"3_CR25","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/235321.235322","volume":"5","author":"D Harel","year":"1996","unstructured":"Harel D, Naamad A (1996) The STATEMATE semantics of statecharts. ACM Trans Softw Eng Methodol (TOSEM) 5(4):293\u2013333","journal-title":"ACM Trans Softw Eng Methodol (TOSEM)"},{"key":"3_CR26","unstructured":"Howard W (1980) The formulas-as-types notion of construction. In: Seldin J, Hindley J (eds) To H.B. Curry: essays on combinatory logic, lambda-calculus and formalism. Academic, London\/New York, pp\u00a0479\u2013490"},{"key":"3_CR27","unstructured":"J\u00e4rvinen H, Kurki-Suonio R (1990) The DisCo language and temporal logic of actions. Technical report\u00a011, Tampere University of Technology, Software Systems Laboratory"},{"key":"3_CR28","first-page":"870","volume-title":"Design automation conference (DAC)","author":"L Ju","year":"2009","unstructured":"Ju L, Huynh B, Chakraborty S, Roychoudhury A (2009) Context-sensitive timing analysis of Esterel programs. In: Design automation conference (DAC). ACM, San Francisco, pp\u00a0870\u2013873"},{"key":"3_CR29","first-page":"48","volume-title":"Design automation conference (DAC)","author":"L Ju","year":"2010","unstructured":"Ju L, Khoa Huynh, B., Roychoudhury A, Chakraborty S (2010) Timing analysis of Esterel programs on general purpose multiprocessors. In: Sapatnekar S (ed) Design automation conference (DAC). ACM, Anaheim, pp\u00a048\u201351"},{"key":"3_CR30","unstructured":"Lamport L (1991) The temporal logic of actions. Technical report\u00a079, Digital Equipment Cooperation"},{"key":"3_CR31","volume-title":"Performance analysis of real-time embedded software","author":"YT Li","year":"1999","unstructured":"Li YT, Malik S (1999) Performance analysis of real-time embedded software. Kluwer, Boston\/Dordrecht"},{"key":"3_CR32","first-page":"10196","volume-title":"Design, automation and test in Europe (DATE)","author":"G Logothetis","year":"2003","unstructured":"Logothetis G, Schneider K (2003) Exact high level WCET analysis of synchronous programs by symbolic state space exploration. In: Design, automation and test in Europe (DATE). IEEE Computer Society, Munich, pp\u00a010196\u201310203"},{"key":"3_CR33","first-page":"618","volume-title":"International conference on computer-aided design (ICCAD)","author":"S Malik","year":"1993","unstructured":"Malik S (1993) Analysis of cyclic combinational circuits. In: International conference on computer-aided design (ICCAD). IEEE Computer Society, Santa Clara, pp\u00a0618\u2013625."},{"issue":"7","key":"3_CR34","doi-asserted-by":"crossref","first-page":"950","DOI":"10.1109\/43.293952","volume":"13","author":"S Malik","year":"1994","unstructured":"Malik S (1994) Analysis of cycle combinational circuits. IEEE Trans Comput Aided Des Integr Circuits Syst (T-CAD) 13(7):950\u2013956","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (T-CAD)"},{"key":"3_CR35","unstructured":"Poign\u00e9 A, Holenderski L (1995) Boolean automata for implementing pure Esterel. Arbeitspapiere 964, GMD, Sankt Augustin"},{"key":"3_CR36","first-page":"227","volume-title":"Formal methods and models for codesign (MEMOCODE)","author":"D Potop-Butucaru","year":"2003","unstructured":"Potop-Butucaru D, de Simone R (2003) Optimizations for faster execution of Esterel programs. In: Formal methods and models for codesign (MEMOCODE). IEEE Computer Society, Mont Saint-Michel, pp\u00a0227\u2013236"},{"key":"3_CR37","volume-title":"Compiling Esterel","author":"D Potop-Butucaru","year":"2007","unstructured":"Potop-Butucaru D, Edwards S, Berry G (2007) Compiling Esterel. Springer, Boston"},{"key":"3_CR38","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1007\/BFb0031993","volume-title":"Real-time: theory in practice","author":"F Rocheteau","year":"1992","unstructured":"Rocheteau F, Halbwachs N (1992) Implementing reactive programs on circuits: a hardware implementation of LUSTRE. In: de Bakker J, Huizing C, de Roever WP, Rozenberg G (eds) Real-time: theory in practice. LNCS, vol\u00a0600. Springer, Mook, pp\u00a0195\u2013208"},{"key":"3_CR39","first-page":"335","volume-title":"Algorithms and parallel VLSI architectures II","author":"F Rocheteau","year":"1992","unstructured":"Rocheteau F, Halbwachs N (1992) Pollux: a Lustre-based hardware design environment. In: Quinton P, Robert Y (eds) Algorithms and parallel VLSI architectures II. Elsevier, Gers, pp\u00a0335\u2013346"},{"key":"3_CR40","first-page":"205","volume-title":"Distributed and parallel embedded systems (DIPES)","author":"K Schneider","year":"2000","unstructured":"Schneider K (2000) A verified hardware synthesis for Esterel. In: Rammig F (ed) Distributed and parallel embedded systems (DIPES). Kluwer, Schlo\u00df Ehringerfeld, pp\u00a0205\u2013214"},{"key":"3_CR41","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/CSD.2001.981772","volume-title":"Application of concurrency to system design (ACSD)","author":"K Schneider","year":"2001","unstructured":"Schneider K (2001) Embedding imperative synchronous languages in interactive theorem provers. In: Application of concurrency to system design (ACSD). IEEE Computer Society, Newcastle Upon Tyne, pp\u00a0143\u2013154"},{"key":"3_CR42","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1007\/3-540-45685-6_21","volume-title":"Theorem proving in higher order logics (TPHOL)","author":"K Schneider","year":"2002","unstructured":"Schneider K (2002) Proving the equivalence of microstep and macrostep semantics. In: Carre\u00f1o V, Mu\u00f1oz C, Tahar S (eds) Theorem proving in higher order logics (TPHOL). LNCS, vol\u00a02410. Springer, Hampton, pp\u00a0314\u2013331"},{"key":"3_CR43","unstructured":"Schneider K (2009) The synchronous programming language Quartz. Internal report 375, Department of Computer Science, University of Kaiserslautern, Kaiserslautern"},{"key":"3_CR44","first-page":"78","volume-title":"Application of concurrency to system design (ACSD)","author":"K Schneider","year":"2008","unstructured":"Schneider K, Brandt J (2008) Performing causality analysis by bounded model checking. In: Application of concurrency to system design (ACSD). IEEE Computer Society, Xi\u2019an, pp\u00a078\u201387"},{"key":"3_CR45","first-page":"179","volume-title":"Compilers, architecture, and synthesis for embedded systems (CASES)","author":"K Schneider","year":"2004","unstructured":"Schneider K, Brandt J, Sch\u00fcle T (2004) Causality analysis of synchronous programs with delayed actions. In: Compilers, architecture, and synthesis for embedded systems (CASES). ACM, Washington, pp\u00a0179\u2013189"},{"key":"3_CR46","unstructured":"Schneider K, Brandt J, Sch\u00fcle T (2004) A verified compiler for synchronous programs with local declarations (proceedings version). In: Synchronous languages, applications, and programming (SLAP), Barcelona"},{"issue":"4","key":"3_CR47","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1016\/j.entcs.2006.02.028","volume":"153","author":"K Schneider","year":"2006","unstructured":"Schneider K, Brandt J, Sch\u00fcle T (2006) A verified compiler for synchronous programs with local declarations. Electron Notes Theor Comput Sci (ENTCS) 153(4):71\u201397","journal-title":"Electron Notes Theor Comput Sci (ENTCS)"},{"key":"3_CR48","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/ACSD.2005.24","volume-title":"Application of concurrency to system design (ACSD)","author":"K Schneider","year":"2005","unstructured":"Schneider K, Brandt J, Sch\u00fcle T, T\u00fcrk T (2005) maximal causality analysis. In: Desel J, Watanabe Y (eds) Application of concurrency to system design (ACSD). IEEE Computer Society, Saint-Malo, pp\u00a0106\u2013115"},{"key":"3_CR49","first-page":"49","volume-title":"Compilers, architecture, and synthesis for embedded systems (CASES)","author":"K Schneider","year":"2001","unstructured":"Schneider K, Wenz M (2001) A new method for compiling schizophrenic synchronous programs. In: Compilers, architecture, and synthesis for embedded systems (CASES). ACM, Atlanta, pp\u00a049\u201358"},{"key":"3_CR50","first-page":"107","volume-title":"Design automation conference (DAC)","author":"T Sch\u00fcle","year":"2004","unstructured":"Sch\u00fcle T, Schneider K (2004) Abstraction of assembler programs for symbolic worst case execution time analysis. In: Malik S, Fix L, Kahng A (eds) Design automation conference (DAC). ACM, San Diego, pp\u00a0107\u2013112"},{"key":"3_CR51","unstructured":"Shiple T (1996) Formal analysis of synchronous circuits. PhD thesis, University of California, Berkeley"},{"key":"3_CR52","first-page":"328","volume-title":"European design automation conference (EDAC)","author":"T Shiple","year":"1996","unstructured":"Shiple T, Berry G, Touati H (1996) Constructive analysis of cyclic circuits. In: European design automation conference (EDAC). IEEE Computer Society, Paris, pp\u00a0328\u2013333"},{"key":"3_CR53","doi-asserted-by":"crossref","unstructured":"Shiple T, Singhal V, Brayton R, Sangiovanni-Vincentelli A (1996) Analysis of combinational cycles in sequential circuits. In: International symposium on circuits and systems (ISCAS), Atlanta, pp\u00a0592\u2013595","DOI":"10.1109\/ISCAS.1996.542093"},{"key":"3_CR54","first-page":"39","volume-title":"Formal methods and models for codesign (MEMOCODE)","author":"O Tardieu","year":"2004","unstructured":"Tardieu O, de Simone R (2004) Curing schizophrenia by program rewriting in Esterel. In: Formal methods and models for codesign (MEMOCODE). IEEE Computer Society, San Diego, pp\u00a039\u201348"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T07:52:18Z","timestamp":1506498738000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":54,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_3","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}