{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:18:57Z","timestamp":1772569137529,"version":"3.50.1"},"publisher-location":"Dordrecht","reference-count":59,"publisher":"Springer Netherlands","isbn-type":[{"value":"9789401772662","type":"print"},{"value":"9789401772679","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_30","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"983-1018","source":"Crossref","is-referenced-by-count":9,"title":["DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips"],"prefix":"10.1007","author":[{"given":"Todor","family":"Stefanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Pimentel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hristo","family":"Nikolov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"30_CR1","unstructured":"Azkarate-askasua M, Stefanov T (2008) JPEG2000 image compression in multi-processor system-on-chip. Tech. rep., CE-TR-2008-05, Delft University of Technology, The Netherlands"},{"key":"30_CR2","first-page":"195","volume-title":"Proceedings of the EMSOFT 2011","author":"M Bamakhrama","year":"2011","unstructured":"Bamakhrama M, Stefanov T (2011) Hard-real-time scheduling of data-dependent tasks in embedded streaming applications. In: Proceedings of the EMSOFT 2011, pp\u00a0195\u2013204"},{"key":"30_CR3","doi-asserted-by":"crossref","unstructured":"Bamakhrama M, Stefanov T (2012) Managing latency in embedded streaming applications under hard-real-time scheduling. In: Proceedings of the CODES+ISSS 2012, pp\u00a083\u201392","DOI":"10.1145\/2380445.2380464"},{"issue":"2","key":"30_CR4","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/s10617-012-9086-x","volume":"17","author":"M Bamakhrama","year":"2013","unstructured":"Bamakhrama M, Stefanov T (2013) On the hard-real-time scheduling of embedded streaming applications. Des Autom Embed Syst 17(2):221\u2013249","journal-title":"Des Autom Embed Syst"},{"key":"30_CR5","first-page":"941","volume-title":"Proceedings of the DATE 2012","author":"M Bamakhrama","year":"2012","unstructured":"Bamakhrama M, Zhai J, Nikolov H, Stefanov T (2012) A methodology for automated design of hard-real-time embedded streaming systems. In: Proceedings of the DATE 2012, pp\u00a0941\u2013946"},{"key":"30_CR6","unstructured":"Cai L, Gajski D (2003) Transaction level modeling: an overview. In: Proceedings of the CODES+ISSS 2003, pp\u00a019\u201324"},{"issue":"8","key":"30_CR7","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1109\/TVLSI.2008.2002049","volume":"17","author":"P Clauss","year":"2009","unstructured":"Clauss P, Fernandez F, Garbervetsky D, Verdoolaege S (2009) Symbolic polynomial maximization over convex sets and its application to memory requirement estimation. IEEE Trans VLSI Syst 17(8):983\u2013996","journal-title":"IEEE Trans VLSI Syst"},{"key":"30_CR8","first-page":"666","volume-title":"Proceedings of the SAC 2003","author":"JE Coffland","year":"2003","unstructured":"Coffland JE, Pimentel AD (2003) A software framework for efficient system-level performance evaluation of embedded systems. In: Proceedings of the SAC 2003, pp\u00a0666\u2013671"},{"issue":"3","key":"30_CR9","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/TEVC.2005.860766","volume":"10","author":"C Erbas","year":"2006","unstructured":"Erbas C, Cerav-Erbas S, Pimentel AD (2006) Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Trans Evol Comput 10(3):358\u2013374","journal-title":"IEEE Trans Evol Comput"},{"key":"30_CR10","first-page":"310","volume-title":"Proceedings of the SiPS 2003","author":"C Erbas","year":"2003","unstructured":"Erbas C, Pimentel AD (2003) Utilizing synthesis methods in accurate system-level exploration of heterogeneous embedded systems. In: Proceedings of the SiPS 2003, pp\u00a0310\u2013315"},{"issue":"1","key":"30_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2007\/82123","volume":"2007","author":"C Erbas","year":"2007","unstructured":"Erbas C, Pimentel AD, Thompson M, Polstra S (2007) A framework for system-level modeling and simulation of embedded systems architectures. EURASIP J Embed Syst 2007(1):1\u201311","journal-title":"EURASIP J Embed Syst"},{"key":"30_CR12","first-page":"178","volume-title":"Proceedings of the SAMOS 2003","author":"C Erbas","year":"2003","unstructured":"Erbas C, Polstra S, Pimentel AD (2003) IDF models for trace transformations: a case study in computational refinement. In: Proceedings of the SAMOS 2003, pp\u00a0178\u2013187"},{"key":"30_CR13","unstructured":"Farago T, Nikolov H, Klein S, Reiber J, Staring M (2010) Semi-automatic parallelisation for iterative image registration with B-splines. In: International workshop on high-performance medical image computing for image-assisted clinical intervention and decision-making (HP-MICCAI\u201910)"},{"issue":"3","key":"30_CR14","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1051\/ro\/1988220302431","volume":"22","author":"P Feautrier","year":"1988","unstructured":"Feautrier P (1988) Parametric integer programming. Oper Res 22(3):243-268","journal-title":"Oper Res"},{"issue":"1","key":"30_CR15","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1007\/BF01407931","volume":"20","author":"P Feautrier","year":"1991","unstructured":"Feautrier P (1991) Dataflow analysis of scalar and array references. Int J Parallel Program 20(1):23\u201353","journal-title":"Int J Parallel Program"},{"key":"30_CR16","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1007\/3-540-61736-1_44","volume-title":"The data parallel programming model","author":"P Feautrier","year":"1996","unstructured":"Feautrier P (1996) Automatic parallelization in the polytope model. In: Perrin GR, Darte A (eds) The data parallel programming model. Lecture notes in computer science, vol 1132. Springer, Berlin\/Heidelberg, pp 79\u2013103"},{"key":"30_CR17","volume-title":"Design patterns: elements of reusable object-oriented software","author":"E Gamma","year":"1995","unstructured":"Gamma E, Helm R, Johnson R, Vlissides J (1995) Design patterns: elements of reusable object-oriented software. Addison-Wesley, Boston"},{"issue":"10","key":"30_CR18","doi-asserted-by":"crossref","first-page":"1517","DOI":"10.1109\/TCAD.2009.2026356","volume":"28","author":"A Gerstlauer","year":"2009","unstructured":"Gerstlauer A, Haubelt C, Pimentel A, Stefanov T, Gajski D, Teich J (2009) Electronic System-level synthesis methodologies. IEEE Trans Comput-Aided Des Integr Circuits Syst 28(10):1517\u20131530","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"30_CR19","volume-title":"System design with SystemC","author":"T Gr\u00f6tker","year":"2002","unstructured":"Gr\u00f6tker T, Liao S, Martin G, Swan S (2002) System design with SystemC. Kluwer Academic, Dordrecht"},{"key":"30_CR20","unstructured":"Kahn G (1974) The semantics of a simple language for parallel programming. In: Proceedings of the IFIP Congress 74. North-Holland Publishing Co."},{"issue":"12","key":"30_CR21","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/43.898830","volume":"19","author":"K Keutzer","year":"2000","unstructured":"Keutzer K, Newton A, Rabaey J, Sangiovanni-Vincentelli A (2000) System-level design: orthogonalization of concerns and platform-based design. IEEE Trans Comput-Aided Des Integr Circuits Syst 19(12):1523\u20131543","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"30_CR22","doi-asserted-by":"crossref","unstructured":"Kienhuis B, Deprettere EF, van\u00a0der Wolf P, Vissers KA (2002) A methodology to design programmable embedded systems: the Y-chart approach. In: Embedded processor design challenges, LNCS, vol\u00a02268. Springer, pp\u00a018\u201337","DOI":"10.1007\/3-540-45874-3_2"},{"key":"30_CR23","first-page":"13","volume-title":"Proceedings of the CODES 2000","author":"B Kienhuis","year":"2000","unstructured":"Kienhuis B, Rijpkema E, Deprettere E (2000) Compaan: deriving process networks from Matlab for embedded signal processing architectures. In: Proceedings of the CODES 2000, pp\u00a013\u201317"},{"issue":"12","key":"30_CR24","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.736561","volume":"17","author":"E Lee","year":"1998","unstructured":"Lee E, Sangiovanni-Vincentelli A (1998) A framework for comparing models of computation. IEEE Trans Comput-Aided Des Integr Circuits Syst 17(12):1217\u20131229","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"30_CR25","unstructured":"Leiden University: The ESPAM tool. \n            http:\/\/daedalus.liacs.nl\/espam\/"},{"key":"30_CR26","unstructured":"Leiden University: The PNgen tool. \n            http:\/\/daedalus.liacs.nl\/pngen\/"},{"key":"30_CR27","unstructured":"Leiden University and University of Amsterdam: The DAEDALUS System-level Design Framework. \n            http:\/\/daedalus.liacs.nl\/"},{"key":"30_CR28","first-page":"1","volume-title":"Proceedings of the DATE 2014","author":"D Liu","year":"2014","unstructured":"Liu D, Spasic J, Zhai J, Stefanov T, Chen G (2014) Resource optimization for CSDF-modeled streaming applications with latency constraints. In: Proceedings of the DATE 2014, pp\u00a01\u20136"},{"key":"30_CR29","doi-asserted-by":"crossref","unstructured":"Martin G (2006) Overview of the MPSoC design challenge. In: Proceedings of the design automation conference (DAC\u201906), pp\u00a0274\u2013279","DOI":"10.1145\/1146909.1146980"},{"key":"30_CR30","first-page":"97","volume-title":"Proceedings of the ESTIMedia 2010","author":"S Meijer","year":"2010","unstructured":"Meijer S, Nikolov H, Stefanov T (2010) Combining process splitting and merging transformations for polyhedral process networks. In: Proceedings of the ESTIMedia 2010, pp\u00a097\u2013106"},{"key":"30_CR31","first-page":"747","volume-title":"Proceedings of the DATE 2010","author":"S Meijer","year":"2010","unstructured":"Meijer S, Nikolov H, Stefanov T (2010) Throughput modeling to evaluate process merging transformations in polyhedral process networks. In: Proceedings of the DATE 2010, pp\u00a0747\u2013752"},{"key":"30_CR32","first-page":"39","volume-title":"Networks on chip","author":"A Mihal","year":"2003","unstructured":"Mihal A, Keutzer K (2003) Mapping concurrent applications onto architectural platforms. In: Jantsch A, Tenhunen H (eds) Networks on chip. Kluwer Academic Publishers, Boston, pp\u00a039\u201359"},{"key":"30_CR33","unstructured":"Muller HL (1993) Simulating computer architectures. Ph.D. thesis, Department of Computer Science, University of Amsterdam"},{"key":"30_CR34","doi-asserted-by":"crossref","unstructured":"Nikolov H, Stefanov T, Deprettere E (2006) Multi-processor system design with ESPAM. In: Proceedings of the CODES+ISSS 2006, pp\u00a0211\u2013216","DOI":"10.1145\/1176254.1176306"},{"key":"30_CR35","first-page":"580","volume-title":"Proceedings of the FPL 2007","author":"H Nikolov","year":"2007","unstructured":"Nikolov H, Stefanov T, Deprettere E (2007) Efficient external memory interface for multi-processor platforms realized on FPGA chips. In: Proceedings of the FPL 2007, pp\u00a0580\u2013584"},{"key":"30_CR36","doi-asserted-by":"crossref","unstructured":"Nikolov H, Stefanov T, Deprettere E (2008) Automated integration of dedicated hardwired IP cores in heterogeneous MPSoCs designed with ESPAM. EURASIP J Embed Syst 2008(Article ID 726096)","DOI":"10.1155\/2008\/726096"},{"issue":"3","key":"30_CR37","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/TCAD.2007.911337","volume":"27","author":"H Nikolov","year":"2008","unstructured":"Nikolov H, Stefanov T, Deprettere E (2008) Systematic and automated multiprocessor system design, programming, and implementation. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(3):542\u2013555","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"30_CR38","doi-asserted-by":"crossref","unstructured":"Nikolov H, Thompson M, Stefanov T, Pimentel A, Polstra S, Bose R, Zissulescu C, Deprettere E (2008) Daedalus: toward composable multimedia MP-SoC design. In: Proceedings of the design automation conference (DAC\u201908), pp\u00a0574\u2013579","DOI":"10.1145\/1391469.1391615"},{"issue":"2","key":"30_CR39","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A Pimentel","year":"2006","unstructured":"Pimentel A, Erbas C, Polstra S (2006) A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans Comput 55(2):99\u2013112","journal-title":"IEEE Trans Comput"},{"key":"30_CR40","doi-asserted-by":"crossref","unstructured":"Pimentel A, Stefanov T, Nikolov H, Thompson M, Polstra S, Deprettere E (2008) Tool integration and interoperability challenges of a system-level design flow: a case study. In: Embedded computer systems: architectures, modeling, and simulation. Lecture notes in computer science, vol\u00a05114. Springer, Berlin\/Heidelberg, pp\u00a0167\u2013176","DOI":"10.1007\/978-3-540-70550-5_19"},{"key":"30_CR41","first-page":"402","volume-title":"Proceedings of the DAC 2003","author":"AD Pimentel","year":"2003","unstructured":"Pimentel AD, Erbas C (2003) An IDF-based trace transformation method for communication refinement. In: Proceedings of the DAC 2003, pp\u00a0402\u2013407"},{"key":"30_CR42","doi-asserted-by":"crossref","unstructured":"Pimentel AD, Polstra S, Terpstra F, van Halderen AW, Coffland JE, Hertzberger LO (2002) Towards efficient design space exploration of heterogeneous embedded media systems. In: Embedded processor design challenges, LNCS, vol\u00a02268. Springer, pp\u00a057\u201373","DOI":"10.1007\/3-540-45874-3_4"},{"key":"30_CR43","doi-asserted-by":"crossref","unstructured":"Pimentel AD, Thompson M, Polstra S, Erbas C (2006) On the calibration of abstract performance models for system-level design space exploration. In: Proceedings of the SAMOS\u201906, pp\u00a071\u201377","DOI":"10.1109\/ICSAMOS.2006.300811"},{"key":"30_CR44","first-page":"128","volume-title":"Proceedings of the IPDPS \u2013 IEEE RAW workshop 2011","author":"R Piscitelli","year":"2011","unstructured":"Piscitelli R, Pimentel AD (2011) A high-level power model for MPSoC on FPGA. In: Proceedings of the IPDPS \u2013 IEEE RAW workshop 2011, pp\u00a0128\u2013135"},{"key":"30_CR45","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2012\/196984","volume":"2012","author":"R Piscitelli","year":"2012","unstructured":"Piscitelli R, Pimentel AD (2012) A signature-based power model for MPSoC on FPGA. VLSI Design 2012:1\u201313","journal-title":"VLSI Design"},{"key":"30_CR46","first-page":"30","volume-title":"Proceedings of the SASP 2011","author":"A Rao","year":"2011","unstructured":"Rao A, Nandy SK, Nikolov H, Deprettere EF (2011) USHA: unified software and hardware architecture for video decoding. In: Proceedings of the SASP 2011, pp\u00a030\u201337"},{"key":"30_CR47","doi-asserted-by":"crossref","unstructured":"Spasic J, Liu D, Cannella E, Stefanov T (2015) Improved hard real-time scheduling of CSDF-modeled streaming applications. In: Proceedings of the CODES+ISSS 2015, pp\u00a065\u201374","DOI":"10.1109\/CODESISSS.2015.7331369"},{"key":"30_CR48","doi-asserted-by":"crossref","unstructured":"Stefanov T, Deprettere E (2003) Deriving process networks from weakly dynamic applications in system-level design. In: Proceedings of the CODES+ISSS 2003, pp\u00a090\u201396","DOI":"10.1145\/944671.944673"},{"key":"30_CR49","first-page":"7","volume-title":"Proceedings of the CODES 2002","author":"T Stefanov","year":"2002","unstructured":"Stefanov T, Kienhuis B, Deprettere E (2002) Algorithmic transformation techniques for efficient exploration of alternative application instances. In: Proceedings of the CODES 2002, pp\u00a07\u201312"},{"key":"30_CR50","doi-asserted-by":"crossref","unstructured":"van Stralen P, Pimentel AD (2012) A SAFE approach towards early design space exploration of fault-tolerant multimedia MPSoCs. In: Proceedings of the CODES+ISSS 2012, pp\u00a0393\u2013402","DOI":"10.1145\/2380445.2380507"},{"key":"30_CR51","doi-asserted-by":"crossref","unstructured":"Thompson M, Nikolov H, Stefanov T, Pimentel A, Erbas C, Polstra S, Deprettere E (2007) A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs. In: Proceedings of the CODES+ISSS 2007, pp\u00a09\u201314","DOI":"10.1145\/1289816.1289823"},{"key":"30_CR52","first-page":"220","volume-title":"Proceedings of the CASES 2004","author":"A Turjan","year":"2004","unstructured":"Turjan A, Kienhuis B, Deprettere E (2004) Translating affine nested-loop programs to process networks. In: Proceedings of the CASES 2004, pp\u00a0220\u2013229"},{"key":"30_CR53","unstructured":"University of Amsterdam: The SESAME tool. \n            https:\/\/csa.science.uva.nl\/download\/"},{"key":"30_CR54","first-page":"931","volume-title":"Polyhedral process networks","author":"S Verdoolaege","year":"2010","unstructured":"Verdoolaege S (2010) Polyhedral process networks. In: Handbook of signal processing systems. Springer US, pp\u00a0931\u2013965"},{"key":"30_CR55","first-page":"17","volume-title":"Proceedings of the ASAP 2003","author":"S Verdoolaege","year":"2003","unstructured":"Verdoolaege S, Bruynooghe M, Janssens G, Catthoor F (2003) Multi-dimensional incremental loop fusion for data locality. In: Proceedings of the ASAP 2003, pp\u00a017\u201327"},{"issue":"1","key":"30_CR56","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2007\/75947","volume":"2007","author":"S Verdoolaege","year":"2007","unstructured":"Verdoolaege S, Nikolov H, Stefanov T (2007) pn: a tool for improved derivation of process networks. EURASIP J Embed Syst 2007(1):1\u201313","journal-title":"EURASIP J Embed Syst"},{"key":"30_CR57","first-page":"248","volume-title":"Proceedings of the CASES 2004","author":"S Verdoolaege","year":"2004","unstructured":"Verdoolaege S, Seghir R, Beyls K, Loechner V, Bruynooghe M (2004) Analytical computation of ehrhart polynomials: enabling more compiler analyses and optimizations. In: Proceedings of the CASES 2004, pp\u00a0248\u2013258"},{"key":"30_CR58","unstructured":"Xilinx, Inc. Vivado high-level synthesis from Vivado design suite. \n            http:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"key":"30_CR59","doi-asserted-by":"crossref","unstructured":"Zhai J, Nikolov H, Stefanov T (2013) Mapping of streaming applications considering alternative application specifications. ACM Trans Embed Comput Syst 12(1s):34:1\u201334:21","DOI":"10.1145\/2435227.2435230"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T08:03:37Z","timestamp":1506499417000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":59,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_30","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}