{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T11:45:50Z","timestamp":1747136750790,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":52,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_36","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"1185-1219","source":"Crossref","is-referenced-by-count":12,"title":["The DSPCAD Framework for Modeling and Synthesis of Signal Processing Systems"],"prefix":"10.1007","author":[{"given":"Shuoxin","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yanzhou","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Kyunghun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Lin","family":"Li","sequence":"additional","affiliation":[]},{"given":"William","family":"Plishker","sequence":"additional","affiliation":[]},{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"36_CR1","unstructured":"Beck K et\u00a0al (2015) Manifesto for agile software development (2015). \n            http:\/\/www.agilemanifesto.org\/\n            \n          . Visited on 26 Dec 2015"},{"key":"36_CR2","doi-asserted-by":"crossref","unstructured":"Bhattacharya B, Bhattacharyya SS (2000) Parameterized dataflow modeling of DSP systems. In: Proceedings of the international conference on acoustics, speech, and signal processing, Istanbul, pp\u00a01948\u20131951","DOI":"10.1109\/ICASSP.2000.860121"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Bhattacharyya SS, Deprettere E, Leupers R, Takala J (eds) (2013) Handbook of signal processing systems, 2nd edn. Springer, New York. ISBN:978-1-4614-6858-5 (Print); 978-1-4614-6859-2 (Online)","DOI":"10.1007\/978-1-4614-6859-2"},{"key":"36_CR4","first-page":"38","volume-title":"Teaching cross-platform design and testing methods for embedded systems using DICE","author":"SS Bhattacharyya","year":"2011","unstructured":"Bhattacharyya SS, Plishker W, Shen C, Gupta A (2011) Teaching cross-platform design and testing methods for embedded systems using DICE. In: Proceedings of the workshop on embedded systems education, Taipei, pp\u00a038\u201345"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Bhattacharyya SS, Plishker W, Shen C, Sane N, Zaki G (2011) The DSPCAD integrative command line environment: introduction to DICE version 1.1. Technical report UMIACS-TR-2011-10, Institute for Advanced Computer Studies, University of Maryland at College Park. \n            http:\/\/drum.lib.umd.edu\/handle\/1903\/11422","DOI":"10.21236\/ADA559490"},{"issue":"2","key":"36_CR6","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/78.485935","volume":"44","author":"G Bilsen","year":"1996","unstructured":"Bilsen G, Engels M, Lauwereins R, Peperstraete JA (1996) Cyclo-static dataflow. IEEE Trans Signal Process 44(2):397\u2013408","journal-title":"IEEE Trans Signal Process"},{"key":"36_CR7","volume-title":"Scheduling dynamic dataflow graphs using the token flow model","author":"JT Buck","year":"1993","unstructured":"Buck JT, Lee EA (1993) Scheduling dynamic dataflow graphs using the token flow model. In: Proceedings of the international conference on acoustics, speech, and signal processing, Minneapolis"},{"key":"36_CR8","first-page":"664","volume-title":"Executing synchronous dataflow graphs on a SPM-based multicore architecture","author":"J Choi","year":"2012","unstructured":"Choi J, Oh H, Kim S, Ha S (2012) Executing synchronous dataflow graphs on a SPM-based multicore architecture. In: Proceedings of the design automation conference, San Francisco, pp\u00a0664\u2013671"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Desnos K, Pelcat M, Nezan J, Bhattacharyya SS, Aridhi S (2013) PiMM: parameterized and interfaced dataflow meta-model for MPSoCs runtime reconfiguration. In: Proceedings of the international conference on embedded computer systems: architectures, modeling, and simulation, Samos, pp\u00a041\u201348","DOI":"10.1109\/SAMOS.2013.6621104"},{"key":"36_CR10","unstructured":"Eker J, Janneck JW (2003) CAL language report, language version 1.0 \u2013 document edition 1. Technical report UCB\/ERL M03\/48, Electronics Research Laboratory, University of California at Berkeley"},{"key":"36_CR11","first-page":"1120","volume-title":"Dataflow programming in CAL \u2013 balancing expressiveness, analyzability, and implementability","author":"J Eker","year":"2012","unstructured":"Eker J, Janneck JW (2012) Dataflow programming in CAL \u2013 balancing expressiveness, analyzability, and implementability. In: Proceedings of the IEEE Asilomar conference on signals, systems, and computers, Pacific Grove, pp\u00a01120\u20131124"},{"key":"36_CR12","first-page":"189","volume-title":"A generalized static data flow clustering algorithm for MPSoC scheduling of multimedia applications","author":"J Falk","year":"2008","unstructured":"Falk J, Keinert J, Haubelt C, Teich J, Bhattacharyya SS (2008) A generalized static data flow clustering algorithm for MPSoC scheduling of multimedia applications. In: Proceedings of the international conference on embedded software, Atlanta, pp\u00a0189\u2013198"},{"key":"36_CR13","volume-title":"SableCC, an object-oriented compiler framework","author":"E Gagnon","year":"1998","unstructured":"Gagnon E (1998) SableCC, an object-oriented compiler framework. Master\u2019s thesis, School of Computer Science, McGill University, Montreal"},{"key":"36_CR14","first-page":"189","volume-title":"Latency minimization for synchronous data flow graphs","author":"AH Ghamarian","year":"2007","unstructured":"Ghamarian AH, Stuijk S, Basten T, Geilen MCW, Theelen BD (2007) Latency minimization for synchronous data flow graphs. In: Proceedings of the Euromicro conference on digital system design architectures, methods and tools, pp\u00a0189\u2013196"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Gregg C, Hazelwood K (2011) Where is the data? why you cannot debate CPU vs.\u00a0GPU performance without the answer. In: Proceedings of the IEEE international symposium on performance analysis of systems and software, Austin, pp\u00a0134\u2013144","DOI":"10.1109\/ISPASS.2011.5762730"},{"key":"36_CR16","first-page":"565","volume-title":"Exploiting statically schedulable regions in dataflow programs","author":"R Gu","year":"2009","unstructured":"Gu R, Janneck J, Raulet M, Bhattacharyya SS (2009) Exploiting statically schedulable regions in dataflow programs. In: Proceedings of the international conference on acoustics, speech, and signal processing, Taipei, pp\u00a0565\u2013568"},{"key":"36_CR17","volume-title":"Automated generation of an efficient MPEG-4 reconfigurable video coding decoder implementation","author":"R Gu","year":"2010","unstructured":"Gu R, Piat J, Raulet M, Janneck JW, Bhattacharyya SS (2010) Automated generation of an efficient MPEG-4 reconfigurable video coding decoder implementation. In: Proceedings of the conference on design and architectures for signal and image processing, Edinburgh"},{"key":"36_CR18","volume-title":"Unit test frameworks","author":"P Hamill","year":"2004","unstructured":"Hamill P (2004) Unit test frameworks. O\u2019Reilly & Associates, Inc., Sebastopol"},{"key":"36_CR19","unstructured":"Haubelt C, Falk J, Keinert J, Schlichter T, Streub\u00fchr M, Deyhle A, Hadert A, Teich J (2007) A SystemC-based design methodology for digital signal processing systems. EURASIP J Embed Syst 2007: 22. Article ID 47580"},{"issue":"2","key":"36_CR20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1459352.1459354","volume":"41","author":"RM Hierons","year":"2009","unstructured":"Hierons RM et\u00a0al (2009) Using formal specifications to support testing. ACM Comput Surv 41(2):1\u201322","journal-title":"ACM Comput Surv"},{"key":"36_CR21","unstructured":"Hsu C, Corretjer I, Ko M, Plishker W, Bhattacharyya SS (2007) Dataflow interchange format: language reference for DIF language version 1.0, user\u2019s guide for DIF package version 1.0. Technical report UMIACS-TR-2007-32, Institute for Advanced Computer Studies, University of Maryland at College Park. Also Computer Science Technical Report CS-TR-4871"},{"key":"36_CR22","first-page":"423","volume-title":"DIF: an interchange format for dataflow-based design tools","author":"C Hsu","year":"2004","unstructured":"Hsu C, Keceli F, Ko M, Shahparnia S, Bhattacharyya SS (2004) DIF: an interchange format for dataflow-based design tools. In: Proceedings of the international workshop on systems, architectures, modeling, and simulation, Samos, pp\u00a0423\u2013432"},{"key":"36_CR23","first-page":"37","volume-title":"Software synthesis from the dataflow interchange format","author":"C Hsu","year":"2005","unstructured":"Hsu C, Ko M, Bhattacharyya SS (2005) Software synthesis from the dataflow interchange format. In: Proceedings of the international workshop on software and compilers for embedded systems, Dallas, pp\u00a037\u201349"},{"key":"36_CR24","volume-title":"Pragmatic unit testing in Java with JUnit","author":"A Hunt","year":"2003","unstructured":"Hunt A, Thomas D (2003) Pragmatic unit testing in Java with JUnit. The Pragmatic Programmers"},{"key":"36_CR25","first-page":"223","volume-title":"Reconfigurable video coding: a stream programming approach to the specification of new video coding standards","author":"JW Janneck","year":"2010","unstructured":"Janneck JW, Mattavelli M, Raulet M, Wipliez M (2010) Reconfigurable video coding: a stream programming approach to the specification of new video coding standards. In: Proceedings of the ACM SIGMM conference on multimedia systems, New York, pp\u00a0223\u2013234"},{"key":"36_CR26","first-page":"506","volume-title":"Model-based precision analysis and optimization for digital signal processors","author":"S Kedilaya","year":"2011","unstructured":"Kedilaya S, Plishker W, Purkovic A, Johnson B, Bhattacharyya SS (2011) Model-based precision analysis and optimization for digital signal processors. In: Proceedings of the European signal processing conference, Barcelona, pp\u00a0506\u2013510"},{"key":"36_CR27","volume-title":"Modeling and analysis of windowed synchronous algorithms","author":"J Keinert","year":"2006","unstructured":"Keinert J, Haubelt C, Teich J (2006) Modeling and analysis of windowed synchronous algorithms. In: Proceedings of the international conference on acoustics, speech, and signal processing, Toulous"},{"key":"36_CR28","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/43.898830","volume":"19","author":"K Keutzer","year":"2000","unstructured":"Keutzer K, Malik S, Newton R, Rabaey J, Sangiovanni-Vincentelli A (2000) System-level design: orthogonalization of concerns and platform-based design. IEEE Trans Comput Aided Des Integr Circuits Syst 19:1523-1543","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"36_CR29","unstructured":"Kwok Y (1997) High-performance algorithms for compile-time scheduling of parallel processors. Ph.D. thesis, The Hong Kong University of Science and Technology"},{"issue":"9","key":"36_CR30","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee EA, Messerschmitt DG (1987) Synchronous dataflow. Proc IEEE 75(9):1235\u20131245","journal-title":"Proc IEEE"},{"key":"36_CR31","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/5.381846","volume":"83","author":"EA Lee","year":"1995","unstructured":"Lee EA, Parks TM (1995) Dataflow process networks. Proc IEEE 83:773\u2013799","journal-title":"Proc IEEE"},{"key":"36_CR32","first-page":"20","volume-title":"A design framework for mapping vectorized synchronous dataflow graphs onto CPU\u2013GPU platforms","author":"S Lin","year":"2016","unstructured":"Lin S, Liu Y, Plishker W, Bhattacharyya SS (2016) A design framework for mapping vectorized synchronous dataflow graphs onto CPU\u2013GPU platforms. In: Proceedings of the international workshop on software and compilers for embedded systems, Sankt Goar, pp\u00a020\u201329"},{"issue":"1","key":"36_CR33","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/s11265-014-0938-4","volume":"80","author":"S Lin","year":"2015","unstructured":"Lin S, Wang LH, Vosoughi A, Cavallaro JR, Juntti M, Boutellier J, Silv\u00e9n O, Valkama M, Bhattacharyya SS (2015) Parameterized sets of dataflow modes and their application to implementation of cognitive radio systems. J Signal Process Syst 80(1):3\u201318","journal-title":"J Signal Process Syst"},{"issue":"8","key":"36_CR34","doi-asserted-by":"crossref","first-page":"2064","DOI":"10.1109\/TSP.2002.800830","volume":"50","author":"PK Murthy","year":"2002","unstructured":"Murthy PK, Lee EA (2002) Multidimensional synchronous dataflow. IEEE Trans Signal Process 50(8):2064\u20132079","journal-title":"IEEE Trans Signal Process"},{"key":"36_CR35","volume-title":"Hierarchical reconfiguration of dataflow models","author":"S Neuendorffer","year":"2004","unstructured":"Neuendorffer S, Lee E (2004) Hierarchical reconfiguration of dataflow models. In: Proceedings of the international conference on formal methods and models for codesign, San Diego"},{"key":"36_CR36","first-page":"497","volume-title":"Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs","author":"H Oh","year":"2006","unstructured":"Oh H, Dutt N, Ha S (2006) Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs. In: Proceedings of the Asia South Pacific design automation conference, Yokohama, pp\u00a0497\u2013502"},{"key":"36_CR37","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4471-4210-2","volume-title":"Physical layer multi-core prototyping","author":"M Pelcat","year":"2013","unstructured":"Pelcat M, Aridhi S, Piat J, Nezan JF (2013) Physical layer multi-core prototyping. Springer, London"},{"key":"36_CR38","unstructured":"Pelcat M, Desnos K, Heulot J, Nezan JF, Aridhi S (2014) Dataflow-based rapid prototyping for multicore DSP systems. Technical report PREESM\/2014-05TR01, Institut National des Sciences Appliqu\u00e9es de Rennes"},{"key":"36_CR39","unstructured":"Pelcat M, Desnos K, Maggiani L, Liu Y, Heulot J, Nezan JF, Bhattacharyya SS (2015) Models of architecture. Technical report PREESM\/2015-12TR01, IETR\/INSA Rennes. HAL Id: hal-01244470"},{"key":"36_CR40","first-page":"1552","volume-title":"Scalable compile-time scheduler for multi-core architectures","author":"M Pelcat","year":"2009","unstructured":"Pelcat M, Menuet P, Aridhi S, Nezan JF (2009) Scalable compile-time scheduler for multi-core architectures. In: Proceedings of the design, automation and test in Europe conference and exhibition, Nice, pp\u00a01552\u20131555"},{"key":"36_CR41","doi-asserted-by":"crossref","unstructured":"Pelcat M, Piat J, Wipliez M, Aridhi S, Nezan JF (2009) An open framework for rapid prototyping of signal processing applications. EURASIP J Embed Syst 2009:Article No. 11","DOI":"10.1155\/2009\/598529"},{"key":"36_CR42","first-page":"111","volume-title":"A generalized scheduling approach for dynamic dataflow applications","author":"W Plishker","year":"2009","unstructured":"Plishker W, Sane N, Bhattacharyya SS (2009) A generalized scheduling approach for dynamic dataflow applications. In: Proceedings of the design, automation and test in Europe conference and exhibition, Nice, pp\u00a0111\u2013116"},{"key":"36_CR43","first-page":"17","volume-title":"Functional DIF for rapid prototyping","author":"W Plishker","year":"2008","unstructured":"Plishker W, Sane N, Kiemb M, Anand K, Bhattacharyya SS (2008) Functional DIF for rapid prototyping. In: Proceedings of the international symposium on rapid system prototyping, Monterey, pp\u00a017\u201323"},{"key":"36_CR44","first-page":"157","volume-title":"Heterogeneous design in functional DIF","author":"W Plishker","year":"2008","unstructured":"Plishker W, Sane N, Kiemb M, Bhattacharyya SS (2008) Heterogeneous design in functional DIF. In: Proceedings of the international workshop on systems, architectures, modeling, and simulation, Samos, pp\u00a0157\u2013166"},{"key":"36_CR45","volume-title":"Optimum vectorization of scalable synchronous dataflow graphs","author":"S Ritz","year":"1993","unstructured":"Ritz S, Pankert M, Meyr H (1993) Optimum vectorization of scalable synchronous dataflow graphs. In: Proceedings of the international conference on application specific array processors, Venice"},{"issue":"2","key":"36_CR46","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/s11265-011-0610-1","volume":"65","author":"N Sane","year":"2011","unstructured":"Sane N, Kee H, Seetharaman G, Bhattacharyya SS (2011) Topological patterns for scalable representation and analysis of dataflow graphs. J Signal Process Syst 65(2):229\u2013244","journal-title":"J Signal Process Syst"},{"key":"36_CR47","first-page":"640","volume-title":"Proceedings of the wireless innovation conference and product exposition","author":"C Shen","year":"2010","unstructured":"Shen C, Plishker W, Wu H, Bhattacharyya SS (2010) A lightweight dataflow approach for design and implementation of SDR systems. In: Proceedings of the wireless innovation conference and product exposition, Washington, DC, pp\u00a0640\u2013645"},{"key":"36_CR48","unstructured":"Shen C, Wang L, Cho I, Kim S, Won S, Plishker W, Bhattacharyya SS (2011) The DSPCAD lightweight dataflow environment: introduction to LIDE version 0.1. Technical report UMIACS-TR-2011-17, Institute for Advanced Computer Studies, University of Maryland at College Park. \n            http:\/\/hdl.handle.net\/1903\/12147"},{"key":"36_CR49","isbn-type":"print","doi-asserted-by":"crossref","DOI":"10.1201\/9781420048025","volume-title":"Embedded multiprocessors: scheduling and synchronization","author":"S Sriram","year":"2009","unstructured":"Sriram S, Bhattacharyya SS (2009) Embedded multiprocessors: scheduling and synchronization, 2nd edn. CRC Press, Boca Rato. ISBN:1420048015","ISBN":"https:\/\/id.crossref.org\/isbn\/1420048015","edition":"2"},{"key":"36_CR50","doi-asserted-by":"crossref","unstructured":"T Dohmke HG (2007) HG test-driven development of a PID controller. IEEE Soft 24(3):44\u201350","DOI":"10.1109\/MS.2007.90"},{"key":"36_CR51","volume-title":"A scenario-aware data flow model for combined long-run average and worst-case performance analysis","author":"BD Theelen","year":"2006","unstructured":"Theelen BD, Geilen MCW, Basten T, Voeten JPM, Gheorghita SV, Stuijk S (2006) A scenario-aware data flow model for combined long-run average and worst-case performance analysis. In: Proceedings of the international conference on formal methods and models for codesign, Napa"},{"issue":"2","key":"36_CR52","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1007\/s11265-012-0696-0","volume":"70","author":"G Zaki","year":"2013","unstructured":"Zaki G, Plishker W, Bhattacharyya SS, Clancy C, Kuykendall J (2013) Integration of dataflow-based heterogeneous multiprocessor scheduling techniques in GNU radio. J Signal Process Syst 70(2):177\u2013191. doi:10.1007\/s11265-012-0696-0","journal-title":"J Signal Process Syst"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T08:05:28Z","timestamp":1506499528000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":52,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_36","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}