{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T20:17:24Z","timestamp":1742933844576,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":33,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_41","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"3-26","source":"Crossref","is-referenced-by-count":4,"title":["Introduction to Hardware\/Software Codesign"],"prefix":"10.1007","author":[{"given":"Soonhoi","family":"Ha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Haubelt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Gla\u00df","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"D\u00f6mer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petru","family":"Eles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"41_CR1","volume-title":"Compilers: principles, techniques, and tools","author":"AV Aho","year":"2006","unstructured":"Aho AV, Lam MS, Sethi R, Ullman JD (2006) Compilers: principles, techniques, and tools, 2nd edn. Addison-Wesley Longman Publishing Co., Inc., Boston","edition":"2"},{"issue":"2","key":"41_CR2","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R Alur","year":"1994","unstructured":"Alur R, Dill DL (1994) A theory of timed automata. Theor Comput Sci 126(2):183\u2013235","journal-title":"Theor Comput Sci"},{"key":"41_CR3","first-page":"2","volume-title":"A methodology for control-dominated systems codesign","author":"S Antoniazzi","year":"1994","unstructured":"Antoniazzi S, Balboni A, Fornaciari W, Sciuto D (1994) A methodology for control-dominated systems codesign. In: Proceedings of the international workshop on hardware\/software codesign, pp\u00a02\u20139"},{"key":"41_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6127-9","volume-title":"Hardware-Software co-design of embedded systems: the POLIS approach","author":"F Balarin","year":"1997","unstructured":"Balarin F, Chiodo M, Giusto P, Hsieh H, Jurecska A, Lavagno L, Passerone C, Sangiovanni-Vincentelli A, Sentovich E, Suzuki K, Tabbara B (1997) Hardware-Software co-design of embedded systems: the POLIS approach. Kluwer Academic Publishers, Boston"},{"key":"41_CR5","volume-title":"Scratchpad memory: a design alternative for cache on-chip memory in embedded systems","author":"R Banakar","year":"2002","unstructured":"Banakar R, Steinke S, Lee BS, Balakrishnan M, Marwedel P (2002) Scratchpad memory: a design alternative for cache on-chip memory in embedded systems. In: Proceedings of CODES"},{"key":"41_CR6","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1007\/BFb0020949","volume-title":"UPPAAL\u2014a tool suite for automatic verification of real-time systems","author":"J Bengtsson","year":"1996","unstructured":"Bengtsson J, Larsen K, Larsson F, Pettersson P, Yi W (1996) UPPAAL\u2014a tool suite for automatic verification of real-time systems. Springer, Berlin, pp\u00a0232\u2013243. doi:\n10.1007\/BFb0020949"},{"issue":"1","key":"41_CR7","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste A, Caspi P, Edwards S, Halbwachs N, Le Guernic P, de Simone R (2003) The synchronous languages twelve years later. Proc IEEE 91(1):64\u201383","journal-title":"Proc IEEE"},{"key":"41_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0676-1","volume-title":"Hard real-time computing systems: predictable scheduling algorithms and applications","author":"GC Buttazzo","year":"2011","unstructured":"Buttazzo GC (2011) Hard real-time computing systems: predictable scheduling algorithms and applications, vol\u00a024. Springer, New York"},{"key":"41_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-68612-7","volume-title":"Introduction to discrete event systems","author":"C Cassandras","year":"2008","unstructured":"Cassandras C, Lafortune S (2008) Introduction to discrete event systems, 2nd edn. Springer, New York","edition":"2"},{"issue":"3\u20134","key":"41_CR10","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1561\/1000000037","volume":"8","author":"S Chattopadhyay","year":"2014","unstructured":"Chattopadhyay S, Roychoudhury A, Ros\u00e9n J, Eles P, Peng Z (2014) Time-predictable embedded software on multi-core platforms: analysis and optimization. Found Trends\u24c7Electron Des Autom 8(3\u20134):199\u2013356. doi:\n10.1561\/1000000037","journal-title":"Found Trends\u24c7Electron Des Autom"},{"issue":"2","key":"41_CR11","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/5397.5399","volume":"8","author":"EM Clarke","year":"1986","unstructured":"Clarke EM, Emerson EA, Sistla AP (1986) Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans Program Lang Syst 8(2):244\u2013263","journal-title":"ACM Trans Program Lang Syst"},{"key":"41_CR12","volume-title":"Model checking","author":"EM Clarke","year":"1999","unstructured":"Clarke EM, Grumberg O, Peled DA (1999) Model checking. MIT Press, Cambridge"},{"key":"41_CR13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","volume-title":"High-level synthesis: from algorithm to digital circuit","author":"P Coussy","year":"2008","unstructured":"Coussy P, Morawiec A (2008) High-level synthesis: from algorithm to digital circuit, 1st edn. Springer, Dordrecht","edition":"1"},{"key":"41_CR14","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/MDT.2006.112","volume":"23","author":"D Densmore","year":"2006","unstructured":"Densmore D, Passerone R, Sangiovanni-Vincentelli A (2006) A platform-based taxonomy for ESL design. IEEE Des Test Comput 23:359\u2013374","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"41_CR15","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/5.558710","volume":"85","author":"S Edwards","year":"1997","unstructured":"Edwards S, Lavagno L, Lee EA, Sangiovanni-Vincentelli A (1997) Design of embedded systems: formal models, validation, and synthesis. Proc IEEE 85(3):366\u2013390","journal-title":"Proc IEEE"},{"key":"41_CR16","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1147\/sj.451.0059","volume":"45","author":"AE Eichenberger","year":"2006","unstructured":"Eichenberger AE, O\u2019Brien JK, O\u2019Brien KM, Wu P, Chen T, Oden PH, Prener DA, Shepherd JC, So B, Sura Z, Wang A, Zhang T, Zhao P, Gschwind MK, Archambault R, Gao Y, Koo R (2006) Using advanced compiler technology to exploit the performance of the cell broadband engineTM architecture. IBM Syst J 45:59\u201384","journal-title":"IBM Syst J"},{"key":"41_CR17","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High level synthesis: introduction to chip and system design","author":"DD Gajski","year":"1992","unstructured":"Gajski DD, Dutt N, Wu A, Lin S (1992) High level synthesis: introduction to chip and system design. Springer, New York"},{"issue":"10","key":"41_CR18","doi-asserted-by":"crossref","first-page":"1517","DOI":"10.1109\/TCAD.2009.2026356","volume":"28","author":"A Gerstlauer","year":"2009","unstructured":"Gerstlauer A, Haubelt C, Pimentel A, Stefanov T, Gajski D, Teich J (2009) Electronic system-level synthesis methodologies. IEEE Trans Comput Aided Des Integr Circuits Syst 28(10):1517\u20131530","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"6","key":"41_CR19","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/43.766725","volume":"18","author":"A Girault","year":"1999","unstructured":"Girault A, Lee B, Lee EA (1999) Hierarchical finite state machines with multiple concurrency models. IEEE Trans Comput Aided Des Integr Circuits Syst 18(6):742\u2013760","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"41_CR20","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1016\/0167-6423(87)90035-9","volume":"8","author":"D Harel","year":"1987","unstructured":"Harel D (1987) Statecharts: a visual formalism for complex systems. Sci Comput Program 8(3):231\u2013274","journal-title":"Sci Comput Program"},{"key":"41_CR21","volume-title":"Communicating sequential processes","author":"C Hoare","year":"1985","unstructured":"Hoare C (1985) Communicating sequential processes. Prentice Hall, Englewood Cliffs"},{"key":"41_CR22","unstructured":"Kahn G (1974) The semantics of a simple language for parallel programming. In: Proceedings of IFIP congress 74. North-Holland Publishing Co"},{"issue":"3","key":"41_CR23","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.232469","volume":"10","author":"A Kalavade","year":"1993","unstructured":"Kalavade A, Lee, EA (1993) A hardware\/software codesign methodology for DSP applications. IEEE Des Test Comput 10(3):16\u201328","journal-title":"IEEE Des Test Comput"},{"key":"41_CR24","doi-asserted-by":"crossref","unstructured":"Lattner C, Adve V (2004) LLVM: a compilation framework for lifelong program analysis & transformation. In: Proceedings of the 2004 international symposium on code generation and optimization (CGO\u201904), Palo Alto","DOI":"10.1109\/CGO.2004.1281665"},{"key":"41_CR25","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/5.381846","volume":"83","author":"EA Lee","year":"1995","unstructured":"Lee EA, Parks TM (1995) Dataflow process networks. Proc IEEE 83:773\u2013799","journal-title":"Proc IEEE"},{"issue":"12","key":"41_CR26","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.736561","volume":"17","author":"EA Lee","year":"1998","unstructured":"Lee EA, Sangiovanni-Vincentelli A (1998) A framework for comparing models of computation. IEEE Trans Comput Aided Des Integr Circuits Syst 17(12):1217\u20131229","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"41_CR27","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1016\/0743-7315(92)90017-H","volume":"16","author":"S Prakash","year":"1992","unstructured":"Prakash S, Parker AC (1992) SOS: synthesis of application-specific heterogeneous multiprocessor systems. J Parallel Distrib Comput 16(4):338\u2013351","journal-title":"J Parallel Distrib Comput"},{"key":"41_CR28","doi-asserted-by":"crossref","unstructured":"Redd B, Kellis S, Gaskin N, Brown R (2014) The impact of process scaling on scratchpad memory energy savings. J Low Power Electron Appl 4(3):231. \nhttp:\/\/www.mdpi.com\/2079-9268\/4\/3\/231","DOI":"10.3390\/jlpea4030231"},{"issue":"6","key":"41_CR29","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1109\/JPROC.2006.873611","volume":"94","author":"R Saleh","year":"2006","unstructured":"Saleh R, Wilton S, Mirabbasi S, Hu A, Greenstreet M, Lemieux G, Pande PP, Grecu C, Ivanov A (2006) System-on-chip: reuse and integration. Proc IEEE 94(6):1050\u20131069. doi:\n10.1109\/JPROC.2006.873611","journal-title":"Proc IEEE"},{"key":"41_CR30","unstructured":"Stallman RM, DeveloperCommunity G (2009) Using the GNU compiler collection: a GNU manual for GCC version 4.3.3. CreateSpace, Paramount"},{"key":"41_CR31","doi-asserted-by":"publisher","unstructured":"Teich J (2012) Hardware\/Software codesign: the past, the present, and predicting the future. Proc IEEE 100(Special Centennial Issue):1411\u20131430. doi:\n10.1109\/JPROC.2011.2182009","DOI":"10.1109\/JPROC.2011.2182009"},{"key":"41_CR32","doi-asserted-by":"crossref","unstructured":"Teich J, Blickle T, Thiele L (1997) An evolutionary approach to system-level synthesis. In: Proceedings of the international workshop on hardware\/software codesign (CODES\/CASHE), pp\u00a0167\u2013171","DOI":"10.1109\/HSC.1997.584597"},{"key":"41_CR33","doi-asserted-by":"crossref","unstructured":"Wilhelm R, Engblom J, Ermedahl A, Holsti N, Thesing S, Whalley D, Bernat G, Ferdinand\u00a0C, Heckmann R, Mitra T, Mueller F, Puaut I, Puschner P, Staschulat J, Stenstrom P (2008) The worst-case execution time problem\u2013overview of methods and survey of tools. ACM Trans Embed Comput Syst 7(3):Art.\u00a036","DOI":"10.1145\/1347375.1347389"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T07:51:58Z","timestamp":1506498718000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_41","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}