{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T04:16:39Z","timestamp":1749010599846,"version":"3.41.0"},"publisher-location":"Dordrecht","reference-count":29,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401775106"},{"type":"electronic","value":"9789401775120"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-94-017-7512-0_12","type":"book-chapter","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:17:40Z","timestamp":1464279460000},"page":"349-375","source":"Crossref","is-referenced-by-count":0,"title":["System-Level Considerations on Design of 3D NAND Flash Memories"],"prefix":"10.1007","author":[{"given":"Chao","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,5,27]]},"reference":[{"issue":"4","key":"12_CR1","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/JSSC.2009.2014027","volume":"44","author":"K Takeuchi","year":"2009","unstructured":"K. Takeuchi, Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30 nm low-power high-speed solid-state drives (SSD). IEEE J. Solid-State Circ. 44(4), 1227\u20131234 (2009)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"1","key":"12_CR2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/JSSC.2006.888299","volume":"42","author":"K Takeuchi","year":"2007","unstructured":"K. Takeuchi et al., A 56\u00a0nm CMOS 99\u00a0mm2 8\u00a0Gb multi-level NAND flash memory with 10-MB\/s program throughput. IEEE J. Solid-State Circ. 42(1), 219\u2013232 (2007)","journal-title":"IEEE J. Solid-State Circ."},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"C. Sun et al., SEA-SSD: a storage engine assisted SSD with application-coupled simulation platform. IEEE Trans. Circ. Syst. I 62(1), 120\u2013129 (2015)","DOI":"10.1109\/TCSI.2014.2343571"},{"key":"12_CR4","unstructured":"FusionIO, http:\/\/www.fusionio.com\/press-releases\/fusion-io-software-development-kit-enables-native-flash-memory-access"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"A.M. Caulfield et al., Moneta: a high-performance storage array architecture for next-generation, non-volatile memories, in Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2010), pp. 385\u2013395","DOI":"10.1109\/MICRO.2010.33"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"A.M. Caulfield et al., Providing safe, user space access to fast, solid state disks, in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2012), pp. 387\u2013400","DOI":"10.1145\/2150976.2151017"},{"key":"12_CR7","unstructured":"A. Trivedi et al., Unified high-performance I\/O: one stack to rule them all, in Proceedings of the USENIX Workshop on Hot Topics in Operating Systems (HotOS) (2013)"},{"key":"12_CR8","unstructured":"S. Peter et al., Towards high-performance application-level storage management, in Proceedings of the Workshop on Hot Topics in Storage and File System (HotStorage) (2014)"},{"key":"12_CR9","unstructured":"Synopsys Platform Architect, http:\/\/www.synopsys.com\/Systems\/ArchitectureDesign\/Pages\/PlatformArchitect.aspx"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"C. Sun et al., LBA scrambler: a NAND flash aware data management scheme for high-performance solid-state drives. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2015 in press)","DOI":"10.1109\/TVLSI.2015.2396515"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"C. Sun et al., Cost, capacity and performance analyses for hybrid SCM\/NAND flash SSD. IEEE Trans. Circ. Syst. I 61(8), 2360\u20132369 (2014)","DOI":"10.1109\/TCSI.2014.2309780"},{"key":"12_CR12","unstructured":"H. Fujii et al., x11 performance increase, x6.9 endurance enhancement, 93\u00a0% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression, in IEEE Symposium on VLSI Circuits (2012), pp. 134\u2013135"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"C. Sun et al., A high performance and energy-efficient cold data eviction algorithm for 3D-TSV hybrid ReRAM\/MLC NAND SSD. IEEE Trans. Circ. Syst. I 61(2), 382\u2013392 (2014)","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"C. Sun et al., SCM capacity and NAND over-provisioning requirements for SCM\/NAND flash hybrid enterprise SSD, in Proceedings on International Memory Workshop (IMW) (2013), pp. 64\u201367","DOI":"10.1109\/IMW.2013.6582099"},{"key":"12_CR15","unstructured":"J. Jang et al., Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory, in IEEE Symposium on VLSI Technology (2009), pp. 192\u2013193"},{"key":"12_CR16","unstructured":"R. Katsumata et al., Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices, in IEEE Symposium on VLSI Technology (2009), pp. 136\u2013137"},{"key":"12_CR17","unstructured":"J. Kim et al., Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (Solid State Drive), in IEEE Symposium on VLSI Technology (2009), pp. 186\u2013187"},{"key":"12_CR18","unstructured":"S.J. Whang et al., Novel 3-dimentional dual control-gate with surrounding floating-gate (DC-SF) NAND flash cell for 1\u00a0Tb file storage application, in IEEE International Electron Devices Meeting (IEDM) (2010), pp. 668\u2013671"},{"key":"12_CR19","doi-asserted-by":"crossref","first-page":"024201","DOI":"10.7567\/JJAP.53.024201","volume":"53","author":"K Miyaji","year":"2014","unstructured":"K. Miyaji et al., Control gate length, spacing, channel hole diameter, and stacked layer number design for bit-cost scalable-type three-dimensional stackable NAND flash memory. Jpn. J. Appl. Phys. 53, 024201 (2014)","journal-title":"Jpn. J. Appl. Phys."},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"C. Lee et al., A 32\u00a0Gb MLC NAND-flash memory with Vth-endurance-enhancing schemes in 32\u00a0nm CMOS, in Proceedings IEEE International Solid-State Circuits Conference (ISSCC), Feb 2010, pp. 446\u2013447","DOI":"10.1109\/JSSC.2010.2084450"},{"key":"12_CR21","unstructured":"K. Fukuda et al., A 151\u00a0mm2 64\u00a0Gb MLC flash memory in 24\u00a0nm cmos technology, in Proceedings on IEEE International Solid-State Circuits Conference (ISSCC), Feb 2011, pp. 198\u2013199"},{"key":"12_CR22","doi-asserted-by":"crossref","unstructured":"S. Choi et al., A 93.4\u00a0mm2 64\u00a0Gb MLC NAND-flash memory with 16\u00a0nm cmos technology, in Proceedings on IEEE International Solid-State Circuits Conference (ISSCC), Feb 2014, pp. 328\u2013329","DOI":"10.1109\/ISSCC.2014.6757455"},{"key":"12_CR23","unstructured":"M. Sako et al., A low-power 64\u00a0Gb MLC NAND-flash memory in 15\u00a0nm cmos technology, in Proceedings on IEEE International Solid-State Circuits Conference (ISSCC), Feb 2014, pp. 128\u2013129"},{"key":"12_CR24","doi-asserted-by":"crossref","unstructured":"C. Sun et al., A workload-aware-design of 3D-NAND flash memory for enterprise SSDs, in International Symposium on Quality Electronic Design (ISQED), March 2014, pp. 554\u2013561","DOI":"10.1109\/ISQED.2014.6783376"},{"key":"12_CR25","unstructured":"Micron Technology Inc., MT29512G08CUCAB data sheet, Nov 2009, http:\/\/micron.com"},{"key":"12_CR26","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1016\/j.sse.2013.09.013","volume":"91","author":"K Higuchi","year":"2014","unstructured":"K. Higuchi et al., Evaluation of voltage vs. pulse width modulation and feedback during set\/reset verify-programming to achieve 10 million cycles for 50\u00a0nm HfO2 ReRAM. Solid-State Electron. 91, 67\u201373 (2014)","journal-title":"Solid-State Electron."},{"key":"12_CR27","doi-asserted-by":"crossref","unstructured":"T. Onagi et al., Design guidelines of storage class memory based solid-state drives to balance performance, power, endurance and cost. Jpn. J. Appl. Phys. (JJAP) (2015 in press)","DOI":"10.7567\/JJAP.54.04DE04"},{"key":"12_CR28","unstructured":"R. Fackenthal et al., A 16\u00a0Gb ReRAM with 200\u00a0MB\/s write and 1\u00a0GB\/s read in 27\u00a0nm technology, in Proceedings on IEEE International Solid-State Circuits Conference (ISSCC), Feb 2014, pp. 338\u2013339"},{"key":"12_CR29","unstructured":"M. Helm et al., A 128\u00a0Gb MLC NAND-flash device using 16\u00a0nm planar cell, in Proceedings on IEEE International Solid-State Circuits Conference (ISSCC), Feb 2014, pp. 326\u2013327"}],"container-title":["3D Flash Memories"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7512-0_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T19:40:51Z","timestamp":1748979651000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7512-0_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789401775106","9789401775120"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7512-0_12","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}