{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T04:41:06Z","timestamp":1725856866226},"publisher-location":"Dordrecht","reference-count":16,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401775106"},{"type":"electronic","value":"9789401775120"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-94-017-7512-0_3","type":"book-chapter","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T12:17:40Z","timestamp":1464265060000},"page":"63-83","source":"Crossref","is-referenced-by-count":1,"title":["3D Stacked NAND Flash Memories"],"prefix":"10.1007","author":[{"given":"Rino","family":"Micheloni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Crippa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,5,27]]},"reference":[{"key":"3_CR1","unstructured":"G. Campardo, R. Micheloni, D. Novosel, VLSI-Design of Non-Volatile Memories (Springer, 2005)"},{"key":"3_CR2","unstructured":"S. Lee et al., A 128\u00a0Gb 2b\/cell NAND flash memory in 14\u00a0nm technology with tprog\u00a0=\u00a0640\u00a0\u03bcs and 800\u00a0MB\/s I\/O Rate, in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, San Francisco, USA, Feb 2016, pp. 138\u2013139"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"N. Chan, M.F. Beug, R. Knoefler, T. Mueller, T. Melde, M. Ackermann, S. Riedel, M. Specht, C. Ludwig, A.T. Tilke, Metal control gate for sub-30 nm floating gate NAND memory, in Proceedings of 9th NVMTS, Nov 2008, pp. 82\u201385","DOI":"10.1109\/NVMT.2008.4731199"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"R. Micheloni, L. Crippa, A. Marelli, Inside NAND Flash Memories, Chap. 6 (Springer, 2010)","DOI":"10.1007\/978-90-481-9431-5"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"K.-D. Suh et al., A 3.3\u00a0V 32\u00a0Mb NAND flash memory with incremental step pulse programming scheme. IEEE J. Solid-State Circ. 30(11), 1149\u20131156 (1995)","DOI":"10.1109\/4.475701"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Y. Iwata et al., A 35\u00a0ns cycle time 3.3\u00a0V only 32\u00a0Mb NAND flash EEPROM. IEEE J. Solid-State Circ. 30(11), 1157\u20131164 (1995)","DOI":"10.1109\/4.475702"},{"issue":"5","key":"3_CR7","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1109\/4.568831","volume":"32","author":"J-K Kim","year":"1997","unstructured":"J.-K. Kim et al., A 120-mm 64-Mb NAND flash memory achieving 180\u00a0ns\/Byte effective program speed. IEEE J. Solid-State Circ. 32(5), 670\u2013680 (1997)","journal-title":"IEEE J. Solid-State Circ."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"R. Micheloni, L. Crippa, A. Marelli, Inside NAND Flash Memories, Chap. 12 (Springer, 2010)","DOI":"10.1007\/978-90-481-9431-5"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"R. Micheloni, L. Crippa, A. Marelli, Inside NAND Flash Memories (Springer, 2010)","DOI":"10.1007\/978-90-481-9431-5"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"T. Mizuno et al., Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET\u2019s. IEEE Trans. Electron Devices 41(11), 2216\u20132221 (1994)","DOI":"10.1109\/16.333844"},{"key":"3_CR11","unstructured":"H. Kurata et al., The impact of random telegraph signals on the scaling of multilevel flash memories, in Symposium on VLSI Technology (2006)"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"C.M. Compagnoni et al., Ultimate accuracy for the NAND flash program algorithm due to the electron injection statistics. IEEE Trans. Electron Devices 55(10), 2695\u20132702 (2008)","DOI":"10.1109\/TED.2008.2003230"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"S.M. Jung et al., Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30\u00a0nm node, in IEDM Technical Digest (2006)","DOI":"10.1109\/IEDM.2006.346902"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"E.K. Lai et al., A multi-layer stackable thin-film transistor (TFT) NAND-type flash memory, in IEDM Technical Digest (2006)","DOI":"10.1109\/IEDM.2006.346903"},{"issue":"1","key":"3_CR15","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/JSSC.2008.2006437","volume":"44","author":"K-T Park","year":"2009","unstructured":"K.-T. Park et al., A fully performance compatible 45\u00a0nm 4-Gigabit three dimensional double-stacked multi-level NAND flash memory with shared bit-line structure. IEEE J. Solid-State Circ. 44(1), 208\u2013216 (2009)","journal-title":"IEEE J. Solid-State Circ."},{"key":"3_CR16","unstructured":"R. Micheloni et al., A 4\u00a0Gb 2b\/cell NAND flash memory with embedded 5b BCH ECC for 36\u00a0MB\/s system read throughput, in Solid-State Circuits Conference, ISSCC, Digest of Technical Papers (2006), pp. 497\u2013506"}],"container-title":["3D Flash Memories"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7512-0_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T18:48:40Z","timestamp":1567968520000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7512-0_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789401775106","9789401775120"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7512-0_3","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}