{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T14:43:20Z","timestamp":1787064200371,"version":"build-2736575974"},"publisher-location":"Dordrecht","reference-count":27,"publisher":"Springer Netherlands","isbn-type":[{"value":"9789401775106","type":"print"},{"value":"9789401775120","type":"electronic"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-94-017-7512-0_4","type":"book-chapter","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T12:17:40Z","timestamp":1464265060000},"page":"85-127","source":"Crossref","is-referenced-by-count":3,"title":["3D Charge Trap NAND Flash Memories"],"prefix":"10.1007","author":[{"given":"Luca","family":"Crippa","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rino","family":"Micheloni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2016,5,27]]},"reference":[{"key":"4_CR1","unstructured":"http:\/\/www.samsung.com\/us\/business\/oem-solutions\/pdfs\/V-NAND_technology_WP.pdf . Samsung V-NAND technology, White Paper, Sept 2014"},{"key":"4_CR2","volume-title":"Advances in Non-volatile Memory and Storage Technology","author":"R Micheloni","year":"2014","unstructured":"R. Micheloni, L. Crippa, Chapter 3, Multi-bit NAND flash memories for ultra high density storage devices, in Advances in Non-volatile Memory and Storage Technology, ed. by Y. Nishi (Woodhead Publishing, Sawston, 2014)"},{"key":"4_CR3","volume-title":"Memory Mass Storage","author":"R Micheloni","year":"2011","unstructured":"R. Micheloni et al., Chapter 7, High-capacity NAND flash memories: XLC storage and single-die 3D, in Memory Mass Storage, ed. by G. Campardo et al. (Springer, Berlin, 2011)"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"H. Tanaka et al., Bit cost scalable technology with punch and plug process for ultra high density flash memory, in VLSI Symposium Technical Digest (2007), pp. 14\u201315","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Y. Fukuzumi et al., Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable flash memory, in IEDM Technical. Digest (2007), pp. 449\u2013452","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"4_CR6","unstructured":"M. Ishiduki et al., Optimal device structure for pipe-shaped BiCS flash memory for ultra high density storage device with excellent performance and reliability, in IEDM Technical Digest (2009), pp. 625\u2013628"},{"key":"4_CR7","unstructured":"T. Maeda et al., Multi-stacked 1G cell\/layer pipe-shaped BiCS flash memory, in Digest Symposium on VLSI Circuits, June 2009, pp. 22\u201323"},{"key":"4_CR8","unstructured":"R. Katsumata et al., Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices, in 2009 Symposium on VLSI Technology (2009), pp. 136\u2013137"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"H. Aochi, BiCS flash as a future 3-D non-volatile memory technology for ultra high density storage devices, in Proceedings of International Memory Workshop (2009), pp. 1\u20132","DOI":"10.1109\/IMW.2009.5090581"},{"key":"4_CR10","unstructured":"Y. Yanagihara et al., Control gate length, spacing and stacked layers number design for 3D-Stackable NAND flash memory, in IEEE IMW (2012), pp. 84\u201387"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"K. Takeuchi, Scaling challenges of NAND flash memory and hybrid memory system with storage class memory and NAND flash memory, in IEEE Custom Integrated Circuits Conference (CICC) (2013), pp. 1\u20136","DOI":"10.1109\/CICC.2013.6658450"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"A. Nitayama et al., Bit Cost Scalable (BiCS) flash technology for future ultra high density storage devices, in 2010 International Symposium on VLSI Technology Systems and Applications (VLSI TSA), Apr. 2010, pp. 130\u2013131","DOI":"10.1109\/VTSA.2010.5488917"},{"key":"4_CR13","unstructured":"Y. Komori et al., Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device, in IEDM Technical Digest (2008), pp. 851\u2013854"},{"key":"4_CR14","unstructured":"J. Kim et al., Novel 3-D structure for ultra high density flash memory with VRAT (vertical-recess-array-transistor) and PIPE (planarized integration on the same plane), in 2008 IEEE Symposium on VLSI Technology (2008)"},{"key":"4_CR15","unstructured":"J. Kim et al., Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (solid state drive), in 2009 IEEE Symposium on VLSI Technology (2009)"},{"issue":"10","key":"4_CR16","doi-asserted-by":"crossref","first-page":"1015","DOI":"10.1109\/LED.2015.2468723","volume":"36","author":"Y-H Hsiao","year":"2015","unstructured":"Y.-H. Hsiao, Ultra-high bit density 3D NAND flash-featuring-assisted gate operation. IEEE Elect. Dev. Lett. 36(10), 1015\u20131017 (2015)","journal-title":"IEEE Elect. Dev. Lett."},{"key":"4_CR17","unstructured":"J. Jang et al., Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory, in 2009 IEEE Symposium on VLSI Technology (2009)"},{"key":"4_CR18","unstructured":"W. Cho et al., Highly reliable vertical NAND technology with biconcave shaped storage layer and leakage controllable offset structure, in 2010 Symposium on VLSI Technology (VLSIT) (2010), pp. 173\u2013174"},{"key":"4_CR19","unstructured":"J. Elliott, E.S. Jung, Ushering in the 3D memory era with V-NAND, in Proceedings of Flash Memory Summit, www.flashmemorysummit.com , Santa Clara, CA, Aug 2013"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"K.-T. Park, Three-dimensional 128\u00a0Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50\u00a0MB\/s high-speed programming, in IEEE ISSCC, Digest Technical Papers, Feb 2014, pp. 334\u2013335","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"K.-T. Park, Three-dimensional 128\u00a0Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50\u00a0MB\/s high-speed programming. IEEE J. Solid-State Circ. 50(1), (2015)","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"K.T. Park, A world\u2019s first product of three-dimensional vertical NAND flash memory and beyond, in NVMTS, 27\u201329 Oct 2014","DOI":"10.1109\/NVMTS.2014.7060840"},{"key":"4_CR23","unstructured":"E. Choi et al., Device considerations for high density and highly reliable 3D NAND flash cell in near future, in IEEE International Electron Devices Meeting (2012), pp. 211\u2013214"},{"key":"4_CR24","unstructured":"K. Shim et al., Inherent issues and challenges of program disturbance of 3D NAND flash cell, in IEEE International Memory Workshop (2012), pp. 95\u201398"},{"key":"4_CR25","unstructured":"J.-W. Im, 128\u00a0Gb 3b\/cell V-NAND flash memory with 1\u00a0Gb\/s I\/O rate, in IEEE International Solid-State Circuits Conference, Feb 2015, pp. 130\u2013131"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"J.-W. Im, 128\u00a0Gb 3b\/cell V-NAND flash memory with 1\u00a0Gb\/s I\/O rate. J. Solid-State Circ. 51(1) (2016)","DOI":"10.1109\/JSSC.2015.2474117"},{"key":"4_CR27","unstructured":"D. Kang et al., 256\u00a0Gb 3b\/Cell V-NAND flash memory with 48 stacked WL layers, in IEEE International Solid-State Circuits Conference (ISSCC), Digest Technical Papers, Feb 2016, pp. 130\u2013131"}],"container-title":["3D Flash Memories"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7512-0_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T13:55:58Z","timestamp":1656597358000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7512-0_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789401775106","9789401775120"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7512-0_4","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}