{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T04:40:48Z","timestamp":1725856848234},"publisher-location":"Dordrecht","reference-count":17,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401775106"},{"type":"electronic","value":"9789401775120"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-94-017-7512-0_5","type":"book-chapter","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:17:40Z","timestamp":1464279460000},"page":"129-165","source":"Crossref","is-referenced-by-count":0,"title":["3D Floating Gate NAND Flash Memories"],"prefix":"10.1007","author":[{"given":"Rino","family":"Micheloni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Crippa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,5,27]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"T. Endoh et al., Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell. IEDM Tech. Dig. pp. 33\u201336 (2001)","DOI":"10.1109\/IEDM.2001.979396"},{"issue":"4","key":"5_CR2","doi-asserted-by":"crossref","first-page":"945","DOI":"10.1109\/TED.2003.809429","volume":"50","author":"T Endoh","year":"2003","unstructured":"T. Endoh et al., Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell. IEEE Trans. Electron Devices 50(4), 945\u2013951 (2003)","journal-title":"IEEE Trans. Electron Devices"},{"key":"5_CR3","unstructured":"T. Endoh et al., Floating channel type SGT flash memory. in The 1999 Joint International Meeting, Hawaii, vol. 99\u20132, Abstract No. 1323, 17\u201322 Oct 1999"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"M.S. Seo et al., The 3-dimensional vertical FG nand flash memory cell arrays with the novel electrical S\/D technique using the extended sidewall control gate (ESCG). in Proceedings of IEEE International Memory Workshop (2010), pp. 1\u20134","DOI":"10.1109\/IMW.2010.5488392"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"M.S. Seo et al., 3-D Vertical FG NAND flash memory with a novel electrical S\/D technique using the extended sidewall control gate. IEEE Trans. Electron Devices 58(9) (2011)","DOI":"10.1109\/TED.2011.2160642"},{"key":"5_CR6","unstructured":"S. Whang et al., Novel 3-dimensional dual control gate with surrounding floating-gate (DC-SF) NAND flash cell for 1\u00a0Tb file storage application. in Proceedings of International Electron Devices Meeting (IEDM) (2010), pp. 668\u2013671"},{"key":"5_CR7","unstructured":"Y. Noh et al., A new metal control gate last process (MCGL process) for high performance DC-SF (dual control gate with surrounding floating gate) 3D NAND flash memory. in Symposium on VLSI Technology (2012), pp. 19\u201320"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"R. Micheloni, L. Crippa, Multi-bit NAND flash memories for ultra high density storage devices (chapter 3). in Y. Nishi (ed.) Advances in Non-volatile Memory and Storage Technology (Woodhead Publishing, 2014)","DOI":"10.1533\/9780857098092.1.75"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"R. Micheloni et al., High-capacity NAND flash memories: XLC storage and single-die 3D (chapter 7). in G. Campardo et al. (ed.) Memory Mass Storage (Springer, 2011)","DOI":"10.1007\/978-3-642-14752-4_7"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"H. Yoo et al., New read scheme of variable Vpass-read for dual control gate with surrounding floating gate (DC-SF) NAND flash cell. in Proceedings of 3rd IEEE International Memory Workshop (2011), pp. 1\u20134","DOI":"10.1109\/IMW.2011.5873206"},{"issue":"4","key":"5_CR11","doi-asserted-by":"crossref","first-page":"1327","DOI":"10.1109\/TED.2013.2247606","volume":"60","author":"S Aritome","year":"2013","unstructured":"S. Aritome et al., Advanced DC-SF cell technology for 3-D NAND flash. IEEE Trans. Electron Devices 60(4), 1327\u20131333 (2013)","journal-title":"IEEE Trans. Electron Devices"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"M.S. Seo et al., A novel 3-D vertical FG nand flash memory cell arrays using the separated sidewall control gate (S-SCG) for highly reliable MLC operation. in Proceedings of 3rd IEEE International Memory Workshop (IMW) (2011), pp. 1\u20134","DOI":"10.1109\/IMW.2011.5873208"},{"issue":"8","key":"5_CR13","doi-asserted-by":"crossref","first-page":"2078","DOI":"10.1109\/TED.2012.2200682","volume":"59","author":"MS Seo","year":"2012","unstructured":"M.S. Seo et al., Novel concept of the three-dimensional vertical FG nand flash memory using the separated-sidewall control gate. IEEE Trans. Electron Devices 59(8), 2078\u20132084 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"key":"5_CR14","unstructured":"M.S. Seo, Highly scalable 3-D vertical FG NAND cell arrays using the sidewall control pillar (SCP). in Proceedings of 4th IEEE International Memory Workshop (IMW) (2012), pp. 1\u20134"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"K. Sakuma et al., Highly scalable horizontal channel 3-D NAND memory excellent in compatibility with conventional fabrication technology. IEEE Electron Device Lett. 34(9) (2013)","DOI":"10.1109\/LED.2013.2274472"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"K. Parat, C. Dennison, A floating gate based 3D NAND technology with CMOS under array. in Conference on International Electron Devices Meeting (IEDM), San Francisco (USA), Dec 2015","DOI":"10.1109\/IEDM.2015.7409618"},{"key":"5_CR17","unstructured":"T. Tanaka et al., A 768\u00a0Gb 3\u00a0b\/cell 3D-floating-gate NAND flash memory. in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, (San Francisco, USA, 2016), pp. 142\u2013143"}],"container-title":["3D Flash Memories"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7512-0_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T22:48:41Z","timestamp":1567982921000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7512-0_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789401775106","9789401775120"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7512-0_5","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}