{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T06:20:56Z","timestamp":1757312456330,"version":"3.41.0"},"publisher-location":"Dordrecht","reference-count":20,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401775106"},{"type":"electronic","value":"9789401775120"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-94-017-7512-0_9","type":"book-chapter","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:17:40Z","timestamp":1464279460000},"page":"261-279","source":"Crossref","is-referenced-by-count":2,"title":["3D Multi-chip Integration and Packaging Technology for NAND Flash Memories"],"prefix":"10.1007","author":[{"given":"Herb","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rino","family":"Micheloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,5,27]]},"reference":[{"key":"9_CR1","unstructured":"K. Fischer et al., Low-k interconnect stack with multi-layer air gap and tri-metal-insulator-metal capacitors for 14 nm high volume manufacturing, in 2015 IEEE International Interconnect Technology Conference and 2015 IEEE Materials for Advanced Metallization Conference (IITC\/MAM), 18\u201321 May 2015, pp. 5\u20138"},{"key":"9_CR2","unstructured":"K. Saban, Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx white paper, WP380 (v1.2), 11 Dec 2012"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"H. Huang, Exploring technology solution paths for expanding 3D devices, interconnects and system integration beyond TSV, in 2014 international symposium on VLSI technology, systems and applications (VLSI-TSA 2014), Hsinchu, Taiwan, 28\u201330 Apr 2014. IEEE Catalog Number: CFP14846-POD. ISBN: 978-1-4799-2218-5","DOI":"10.1109\/VLSI-TSA.2014.6839702"},{"issue":"1","key":"9_CR4","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1149\/1.3096526","volume":"18","author":"M Zoberbiera","year":"2009","unstructured":"M. Zoberbiera, E. Hell, K. Cook, M. Hennemayera, B. Neuberta, Challenges, trends and solutions for 3D interconnects in lithography and wafer level bonding techniques. ECS Trans. 18(1), 713\u2013719 (2009)","journal-title":"ECS Trans."},{"key":"9_CR5","unstructured":"Cadence, 3D ICs with TSVs\u2014design challenges and requirements. Cadence white paper, 20 Sep 2010"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"P. Batra et al., Three-dimensional wafer stacking using Cu TSV integrated with 45\u00a0nm high performance SOI-CMOS embedded DRAM technology. J. Low Power Electron. Appl. 4, 77\u201389 (2014)","DOI":"10.3390\/jlpea4020077"},{"key":"9_CR7","unstructured":"R. Huemoeller, Amkor\u2019s SLIM & SWIFT Package Technology. Amkor Technology, 15 May 2015"},{"key":"9_CR8","unstructured":"K. Kanda et al., A 120\u00a0mm2 16\u00a0Gb 4-MLC NAND flash memory with 43\u00a0nm CMOS technology, in IEEE International Solid-State Circuits Conference Dig. Tech. Papers, Feb 2008, pp. 430\u2013431"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"C.G. Hwang, New paradigms in the silicon industry, in International Electron Device Meeting (IEDM) (2006), pp. 1\u20138","DOI":"10.1109\/IEDM.2006.346835"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"M. Kawano et al., A 3D packaging technology for a 4 Gbit stacked DRAM with 3 Gbps data transfer, in International Electron Device Meeting (IEDM) (2006), pp. 1\u20134","DOI":"10.1109\/IEDM.2006.346849"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"S. Hachiya et al., Comprehensive comparison of 3D-TSV integrated solid-state drives (SSDs) with storage class memory and NAND flash memory, in 3D Systems Integration Conference (3DIC), 2015 International, 31 Aug\u20132 Sept 2015, pp. TS6.2.1\u2013TS6.2.5","DOI":"10.1109\/3DIC.2015.7334572"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"C. Sun et al., A high performance and energy-efficient cold data eviction algorithm for 3D-TSV hybrid ReRAM\/MLC NAND SSD. IEEE Trans. Circ. Syst. I Regul. Pap. 61(2), 382\u2013392 (2014)","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"C. Sun et al., Over 10-times high-speed, energy efficient 3D TSV-integrated hybrid ReRAM\/MLC NAND SSD by intelligent data fragmentation suppression, in Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, 22\u201325 Jan 2013, pp. 81\u201382","DOI":"10.1109\/ASPDAC.2013.6509566"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"H. Fujii et al., x11 performance increase, x6.9 endurance enhancement, 93\u00a0% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression, in 2012 symposium on VLSI circuits (VLSIC), 13\u201315 June 2012, pp. 134\u2013135","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"T. Yasufuku et al., Effect of resistance of TSV\u2019s on performance of boost converter for low power 3D SSD with NAND flash memories, in IEEE International Conference on 3D System Integration, 2009. 3DIC 2009, 28\u201330 Sept 2009, pp. 1\u20134","DOI":"10.1109\/3DIC.2009.5306594"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"X.Q. Shi et al., Development of CMOS-process-compatible interconnect technology for 3D-stacking of NAND flash memory chips, in Electronic Components and Technology Conference (ECTC), 2010 Proceedings 60th, 1\u20134 June 2010, pp.74\u201378","DOI":"10.1109\/ECTC.2010.5490884"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"T. Onagi et al., Impact of through-silicon via technology on energy consumption of 3D-integrated solid-state drive systems, in 2015 International Conference on Electronics Packaging and iMAPS All Asia Conference (ICEP-IACC), 14\u201317 Apr 2015, pp. 215\u2013218","DOI":"10.1109\/ICEP-IAAC.2015.7111027"},{"issue":"2","key":"9_CR18","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/TCPMT.2010.2101930","volume":"1","author":"K Johguchi","year":"2011","unstructured":"K. Johguchi et al., Through-silicon via design for a 3-D solid-state drive system with boost converter in a package. IEEE Trans. Compon. Packag. Manuf. Technol. 1(2), 269\u2013277 (2011)","journal-title":"IEEE Trans. Compon. Packag. Manuf. Technol."},{"key":"9_CR19","unstructured":"http:\/\/toshiba.semicon-storage.com\/ap-en\/company\/news\/news-topics\/2015\/08\/memory-20150806-1.html"},{"key":"9_CR20","unstructured":"T. Tanaka et al., A 768\u00a0Gb 3b\/cell 3D-floating-gate NAND flash memory, in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Dig. Tech. Papers, San Francisco, USA (Feb 2016), pp. 142\u2013143"}],"container-title":["3D Flash Memories"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7512-0_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T19:40:48Z","timestamp":1748979648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7512-0_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789401775106","9789401775120"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7512-0_9","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}