{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T18:55:38Z","timestamp":1743101738835,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":21,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811003554"},{"type":"electronic","value":"9789811003561"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-0356-1_17","type":"book-chapter","created":{"date-parts":[[2016,1,18]],"date-time":"2016-01-18T09:24:58Z","timestamp":1453109098000},"page":"171-180","source":"Crossref","is-referenced-by-count":4,"title":["Research on Evolution Mechanism in Different-Structure Module Redundancy Fault-Tolerant System"],"prefix":"10.1007","author":[{"given":"Xiaoyan","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yuanxiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Cong","family":"Nie","sequence":"additional","affiliation":[]},{"given":"Fuchuan","family":"Ni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,1,19]]},"reference":[{"key":"17_CR1","unstructured":"Rollins, N., Wirthlin, M., Caffrey, M., et al.: Evaluating TMR techniques in the presence of single event upsets. In: Proceedings of the Conference on Military and Aerospace Programmable Logic Devices (MAPLD), Washington, DC, p. 63 (2003)"},{"key":"17_CR2","unstructured":"Carmichael, C.: Triple module redundancy design techniques for virtex FPGAs. xAPPl97(v1.0). Xilinx Corp., San Jose (2001)"},{"issue":"11","key":"17_CR3","first-page":"2290","volume":"30","author":"J Ping","year":"2009","unstructured":"Ping, J., Wang, Y., Kong, D., Yao, R.: Research on technology of different-structure system based on evolvable hardware. J. Chin. Compute Syst. 30(11), 2290\u20132293 (2009)","journal-title":"J. Chin. Compute Syst."},{"issue":"4","key":"17_CR4","doi-asserted-by":"publisher","first-page":"2274","DOI":"10.1109\/TNS.2008.2000852","volume":"55","author":"B Pratt","year":"2008","unstructured":"Pratt, B., Caffrey, M., Carroll, J.F., et al.: Fine-grain SEU mitigation for FPGAs using partial TMR. IEEE Trans. Nucl. Sci. 55(4), 2274\u20132280 (2008)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"5","key":"17_CR5","first-page":"523","volume":"36","author":"Y Lin","year":"2006","unstructured":"Lin, Y., Luo, W., Wang, X.: The selective evolution redundancy of hardware circuit. J. USTC 36(5), 523\u2013529 (2006)","journal-title":"J. USTC"},{"issue":"3","key":"17_CR6","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/4235.788492","volume":"3","author":"T Higuchi","year":"1999","unstructured":"Higuchi, T., Iwata, M., Keymeulen, D., Sakanashi, H., et al.: Real-world applications of analog and digital evolvable hardware. IEEE Trans. Evol. Comput. 3(3), 220\u2013235 (1999)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"10","key":"17_CR7","first-page":"25","volume":"26","author":"GJ Gao","year":"2007","unstructured":"Gao, G.J., Wang, Y.R., Yao, R.: Research on redundancy and tolerance of system with different structures. Transducer Microsyst. Technol. 26(10), 25\u201328 (2007)","journal-title":"Transducer Microsyst. Technol."},{"issue":"1","key":"17_CR8","first-page":"177","volume":"38","author":"R Yao","year":"2010","unstructured":"Yao, R., Wang, Y., Yu, S., Cheng, Z.: Design and experiments of enhanced fault\u2013tolerant triple-module redundancy systems capable of online self-repairing. Acta Electro. Sin. 38(1), 177\u2013183 (2010)","journal-title":"Acta Electro. Sin."},{"key":"17_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1007\/3-540-36553-2_17","volume-title":"Evolvable Systems: From Biology to Hardware","author":"L Sekanina","year":"2003","unstructured":"Sekanina, L.: Virtual reconfigurable circuits for real-world applications of evolvable hardware. In: Tyrrell, A.M., Haddow, P.C., Torresen, J. (eds.) ICES 2003. LNCS, vol. 2606, pp. 186\u2013197. Springer, Heidelberg (2003)"},{"key":"17_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1007\/11549703_7","volume-title":"Evolvable Systems: From Biology to Hardware","author":"K Glette","year":"2005","unstructured":"Glette, K., Torresen, J.: A flexible on-chip evolution system implemented on a Xilinx virtex-II pro device. In: Moreno, J., Madrenas, J., Cosp, J. (eds.) ICES 2005. LNCS, vol. 3637, pp. 66\u201375. Springer, Heidelberg (2005)"},{"issue":"5","key":"17_CR11","doi-asserted-by":"publisher","first-page":"386","DOI":"10.1049\/iet-cdt:20070124","volume":"2","author":"J Wang","year":"2008","unstructured":"Wang, J., Chen, Q.S., Lee, C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Comput. Digital Tech. 2(5), 386\u2013400 (2008)","journal-title":"IET Comput. Digital Tech."},{"issue":"18","key":"17_CR12","first-page":"83","volume":"44","author":"K Li","year":"2008","unstructured":"Li, K., Liang, J., Zhang, W., et al.: Optimization algorithm for complicated circuit based on GEP. Comput. Eng. Appl. 44(18), 83\u201386 (2008)","journal-title":"Comput. Eng. Appl."},{"key":"17_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-540-46239-2_9","volume-title":"Genetic Programming","author":"JF Miller","year":"2000","unstructured":"Miller, J.F., Thomson, P.: Cartesian genetic programming. In: Banzhaf, W., Fogarty, T.C., Langdon, W.B., Miller, J., Nordin, P., Poli, R. (eds.) EuroGP 2000. LNCS, vol. 1802, pp. 121\u2013132. Springer, Heidelberg (2000)"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Oltean, M., Grosan, C.: Evolving digital circuits using multi expression programming. In: Proceedings of the 2004 NASA\/DoD Conference on Evolution Hardware (EH2004) (2004)","DOI":"10.1109\/EH.2004.1310814"},{"issue":"2","key":"17_CR15","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/TEVC.2006.871253","volume":"10","author":"JF Miller","year":"2006","unstructured":"Miller, J.F., Smith, S.L.: Redundancy and computational efficiency in Cartesian genetic programming. IEEE Trans. Evol. Comput. 10(2), 167\u2013174 (2006)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"17_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1007\/3-540-46406-9_25","volume-title":"Evolvable Systems: From Biology to Hardware","author":"VK Vassilev","year":"2000","unstructured":"Vassilev, V.K., Miller, J.F.: The advantages of landscape neutrality in digital circuit evolution. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 252\u2013263. Springer, Heidelberg (2000)"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"Vassilev, V.K., Miller, J.F.: Scalability problems of digital circuit evolution evolvability and efficient designs. In: Proceedings of the Second Conference on Evolvable Hardware (2000)","DOI":"10.1109\/EH.2000.869342"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Gordon, T.G.W., Bentley, P.J.: Towards development in evolvable hardware. In: Proceedings of the 2002 NASA\/DOD Conference on Evolvable Hardware (EH 2002), pp. 241\u2013250 (2002)","DOI":"10.1109\/EH.2002.1029890"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Lee, J., Sitte, J.: Issues in the scalability of gate-level morphogenetic evolvable hardware. In: Recent Advances in Artificial Life, Advances in Natural Computation, vol. 3, pp. 145\u2013158. World Scientific, Singapore (2005)","DOI":"10.1142\/9789812701497_0011"},{"key":"17_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/978-3-540-85857-7_17","volume-title":"Evolvable Systems: From Biology to Hardware","author":"G Tufte","year":"2008","unstructured":"Tufte, G.: Discovery and investigation of inherent scalability in developmental genomes. In: Hornby, G.S., Sekanina, L., Haddow, P.C. (eds.) ICES 2008. LNCS, vol. 5216, pp. 189\u2013200. Springer, Heidelberg (2008)"},{"key":"17_CR21","doi-asserted-by":"publisher","first-page":"1862","DOI":"10.1007\/s11771-014-2132-z","volume":"21","author":"J Wang","year":"2014","unstructured":"Wang, J., Lee, C.H.: Virtual reconfigurable architecture for evolving combinational logic circuits. J. Cent. South. Univ. 21, 1862\u20131870 (2014)","journal-title":"J. Cent. South. Univ."}],"container-title":["Communications in Computer and Information Science","Computational Intelligence and Intelligent Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-0356-1_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T20:18:05Z","timestamp":1547842685000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-0356-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811003554","9789811003561"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-0356-1_17","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]}}}