{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T21:40:09Z","timestamp":1748814009800,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":28,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811004476"},{"type":"electronic","value":"9789811004483"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-0448-3_34","type":"book-chapter","created":{"date-parts":[[2016,3,19]],"date-time":"2016-03-19T03:34:03Z","timestamp":1458358443000},"page":"411-423","source":"Crossref","is-referenced-by-count":0,"title":["Crosstalk Noise Voltage Analysis in Global Interconnects"],"prefix":"10.1007","author":[{"family":"Purushottam Kumawat","sequence":"first","affiliation":[]},{"family":"Gaurav Soni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,15]]},"reference":[{"key":"34_CR1","unstructured":"Kumawat, P., Soni, G.: Crosstalk analysis in global interconnects. Int. Bull. Math. Res. (Alied Journals-IBMR) 2(1), 257\u2013263 (2015) ISSN: 2394\u20137802"},{"key":"34_CR2","unstructured":"Rabeay Jam, M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits. Prentice Hall, New York (2003)"},{"key":"34_CR3","unstructured":"Moll, Sc., Roca, M.: Interconnection noise in VLSI circuits. Kluwer Academic Publishers, Norwell (2004)"},{"key":"34_CR4","unstructured":"http:\/\/www.intechopen.com\/books\/electronic-properties-of-carbon-nanotubes\/carbon-nanotube-as-a-vlsiinterconnect (Online Chapter of book \u201cElectronic Properties of Carbon Nano Tubes)"},{"key":"34_CR5","unstructured":"Hall, S.H., Hall, G.W., McCall J.A.: High-speed digital system. In: Design\u2014A Handbook of Interconnect Theory and Design Practices"},{"key":"34_CR6","doi-asserted-by":"crossref","unstructured":"Li, X.-C., Mao, J.-F., Swaminathan, M.: Transient analysis of CMOS-Gate-Driven interconnects based on FDTD. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 30(4), 574, 583 (2011)","DOI":"10.1109\/TCAD.2010.2095650"},{"key":"34_CR7","doi-asserted-by":"crossref","unstructured":"Kar, R., Maheshwari, V., Choudhary, A., Singh, A., Mal, A.K., Bhattacharjee, A.K.: Inductive coupling aware explicit cross-talk and delay formula for on-chip VLSI RLCG interconnects using difference model approach. In: 2010 International Conference on Computing Communication and Networking Technologies (ICCCNT), pp.\u00a01, 6, 29\u201331 July 2010","DOI":"10.1109\/ICCCNT.2010.5591802"},{"key":"34_CR8","unstructured":"Roy, A., Xu, J., Chowdhury, M.H.: Impacts of signal slew and skew variations on delay uncertainty and crosstalk noise in coupled RLC global interconnects. In: 15th IEEE International Conference on Electronics, Circuits and Systems, 2008. ICECS 2008. pp.\u00a01055, 1058, 31 Aug 2008\u20133 Sept 2008"},{"issue":"5","key":"34_CR9","doi-asserted-by":"crossref","first-page":"892","DOI":"10.1109\/TCAD.2005.855961","volume":"25","author":"K. Agarwal","year":"2006","unstructured":"Agarwal, K., Sylvester, D., Blaauw, D.: Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 25(5), 892, 901 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"34_CR10","doi-asserted-by":"crossref","unstructured":"Coulibaly, L.M., Kadim, H.J., Analytical crosstalk noise and its induced-delay estimation for distributed RLC interconnects under ramp excitation. IEEE Int. Symp. Circ. Syst. ISCAS 2, 1254, 1257 (2005)","DOI":"10.1109\/ISCAS.2005.1464822"},{"key":"34_CR11","doi-asserted-by":"crossref","unstructured":"Choudhary, A., Maheshwari, V., Singh, A., Kar, R.: Wave propagation based analytical delay and cross talk noise model for distributed on-chip RLCG interconnects. In; 2010 IEEE International Conference on Semiconductor Electronics (ICSE), pp. 153, 157, 28\u201330 June 2010","DOI":"10.1109\/SMELEC.2010.5549381"},{"issue":"8","key":"34_CR12","doi-asserted-by":"crossref","first-page":"1019","DOI":"10.1109\/31.56075","volume":"37","author":"H. You","year":"1990","unstructured":"You, H., Soma, M.: Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits. IEEE Trans. Circ. Syst. 37(8), 1019, 1026 (1990)","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"34_CR13","doi-asserted-by":"crossref","unstructured":"Ilumoka, A.A., Efficient prediction of crosstalk in VLSI interconnections using neural networks. In: 2000 IEEE Conference on Electrical Performance of Electronic Packaging, pp. 87, 90 (2000)","DOI":"10.1109\/EPEP.2000.895499"},{"key":"34_CR14","unstructured":"Kavicharan, M., Murthy, N.S., Rao, N.B.: An efficient delay estimation model for high speed VLSI interconnects. In: 2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp.\u00a01358, 1362, 22\u201325 Aug 2013"},{"key":"34_CR15","doi-asserted-by":"crossref","unstructured":"Kar, R., Maheshwari, V., Agarwal, V., Choudhary, A., Singh, A., Mai, A.K., Bhattacharjee, A.K.: Accurate estimation of on-chip global RLC interconnect delay for step input. In: 2010 International Conference on Computer and Communication Technology (ICCCT), pp.\u00a0673, 677, 17\u201319 Sept 2010","DOI":"10.1109\/ICCCT.2010.5640459"},{"key":"34_CR16","doi-asserted-by":"crossref","unstructured":"Kar, R., Maheshwari, V., Choudhary, A., Singh, A.: Modeling of on-chip global RLCG interconnect delay for step input. In: 2010 International Conference on Computer and Communication Technology (ICCCT), pp.\u00a0318, 323, 17\u201319 Sept 2010","DOI":"10.1109\/ICCCT.2010.5640521"},{"key":"34_CR17","unstructured":"Maheshwari, V., Agarwal, S., Goyal, A., Jain, J., Kumar, S., Kar, R., Mandal, D., Bhattacharjee, A.K.: Elmore\u2019s approximations based explicit delay and rise time model for distributed RLC on-chip VLSI global interconnect. In: 2012 IEEE Symposium on Humanities, Science and Engineering Research (SHUSER), pp.\u00a01135, 1139, 24\u201327 June 2012"},{"key":"34_CR18","doi-asserted-by":"crossref","unstructured":"Maheshwari, V., Baboo, A., Kumar, B., Kar, R., Mandal, D., Bhattacharjee, A.K.: Delay model for VLSI RLCG global interconnects line. In: 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp.\u00a0201, 204, 5\u20137 Dec 2012","DOI":"10.1109\/PrimeAsia.2012.6458654"},{"key":"34_CR19","unstructured":"Mehran, M., Masoumi, N.: A tapered partitioning method for delay energy product optimization in global interconnects. In: 50th Midwest Symposium on Circuits and Systems, 2007. MWSCAS 2007. pp.\u00a021, 24, 5\u20138 Aug. 2007"},{"key":"34_CR20","doi-asserted-by":"crossref","unstructured":"Zangeneh, M., Masoumi, N.: An analytical delay reduction strategy for buffer-inserted global interconnects in VDSM technologies. In: IEEE Conference, pp. 470\u2013475 (2009)","DOI":"10.1109\/ECCTD.2009.5275036"},{"issue":"2","key":"34_CR21","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/15.293284","volume":"36","author":"C.R. Paul","year":"1994","unstructured":"Paul, C.R.: Incorporation of terminal constraints in the FDTD analysis of transmission lines. IEEE Trans. Electromagn. Compat. 36(2), 85, 91 (1994)","journal-title":"IEEE Transactions on Electromagnetic Compatibility"},{"issue":"5","key":"34_CR22","doi-asserted-by":"crossref","first-page":"772","DOI":"10.1109\/5.929653","volume":"89","author":"Qingjian Yu","year":"2001","unstructured":"Yu, Q., Kuh, E.S.: Moment computation of lumped and distributed coupled RC trees with application to delay and crosstalk estimation. Proc. IEEE 89(5), 772, 788 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"34_CR23","unstructured":"Roy, A., Chowdhury, M.H.: Global interconnect optimization in the presence of on-chip inductance. In: IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007. pp.\u00a0885, 888, 27\u201330 May 2007"},{"issue":"12","key":"34_CR24","doi-asserted-by":"crossref","first-page":"1948","DOI":"10.1109\/T-ED.1984.21824","volume":"31","author":"S. Seki","year":"1984","unstructured":"Seki, S., Hasegawa, H.: Analysis of crosstalk in very high-speed LSI\/VLSI\u2019s using a coupled multiconductor MIS microstrip line model. IEEE Trans. Microw. Theory Tech. 32(12), 1715, 1720 (1984)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"34_CR25","doi-asserted-by":"crossref","unstructured":"Semerdjiev, B., Velenis, D.: Optimal crosstalk shielding insertion along on-chip interconnect trees. In: 20th International Conference on VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems, pp. 289, 294, 6\u201310 Jan 2007","DOI":"10.1109\/VLSID.2007.122"},{"key":"34_CR26","unstructured":"Qi, X., Wang, G., Yu, Z., Dutton, R.W., Young, T., Chang, N.: On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation. In: Proceedings of the IEEE Custom Integrated Circuits Conference, 2000. CICC. 2000, pp.\u00a0487, 490 (2000)"},{"key":"34_CR27","doi-asserted-by":"crossref","unstructured":"Eo, Y., Eisenstadt, W.R., Jeong, J.Y., Kwon, O.-K.: A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design. IEEE Trans. Electron Dev. 47(1), 129, 140 (2000)","DOI":"10.1109\/16.817578"},{"key":"34_CR28","unstructured":"Zangeneh, M., Masoumi, N.: An analytical delay reduction strategy for buffer-inserted global interconnects in VDSM technologies. In: European Conference on Circuit Theory and Design, 2009. ECCTD 2009. pp. 470, 475, 23\u201327 Aug 2009"}],"container-title":["Advances in Intelligent Systems and Computing","Proceedings of Fifth International Conference on Soft Computing for Problem Solving"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-0448-3_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T21:17:57Z","timestamp":1748812677000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-0448-3_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811004476","9789811004483"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-0448-3_34","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2016]]}}}