{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T04:05:48Z","timestamp":1748837148302,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":33,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811004476"},{"type":"electronic","value":"9789811004483"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-0448-3_36","type":"book-chapter","created":{"date-parts":[[2016,3,19]],"date-time":"2016-03-19T03:34:03Z","timestamp":1458358443000},"page":"439-451","source":"Crossref","is-referenced-by-count":1,"title":["Comparative Analysis of Si-MOSFET and CNFET-Based 28T Full Adder"],"prefix":"10.1007","author":[{"family":"Rishika Sethi","sequence":"first","affiliation":[]},{"family":"Gaurav Soni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,15]]},"reference":[{"key":"36_CR1","unstructured":"Soni, G.: Performance evaluation of carbon nanotube based devices and circuits for VLSI design. M.Tech. Thesis, Department of Electronics and Communication Engineering, Malaviya National Institute of Technology Jaipur, June 2013"},{"key":"36_CR2","unstructured":"Deng, J.: Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45\u00a0nm node and carbon nanotube field effect transistors. Ph.D. thesis, Department of Electrical Engineering, Stanford University, Stanford (2007)"},{"key":"36_CR3","unstructured":"Sethi, R., Soni, G.: Power analysis of Si MOSFET and CNFET based logic gates. Int. J. Eng. Manag. Sci. (Alied Journals-IJEMS) 2(5) (2015) ISSN-2348\u20133733"},{"key":"36_CR4","unstructured":"Saha, P.: Noise margin modeling and performance analysis of CNFET based SRAM. M.Tech. Thesis, Department of Electronics and Telecommunication Engineering, Jadavpur University (2013)"},{"key":"36_CR5","unstructured":"Shahidipour, H.: A study on the effects of variability on performance of CNFET based digital circuits, Ph.D. thesis, School of Electronics and Computer Science, University of Southampton, Mar, 2012"},{"key":"36_CR6","unstructured":"https:\/\/nano.stanford.edu\/stanford-cnfet-model"},{"key":"36_CR7","unstructured":"Kang, S.M., Leblebici, Y.: Cmos Digital Integrated Circuits: Analysis and Design, 3rd edn. Tata McGraw Hill, 2003"},{"key":"36_CR8","unstructured":"Gaur, S., Soni, G., Kumari, S.S.: Power and delay optimization of 1 bit full adder using MTCMOS technique. In: International Conference on Advances in Engineering and Technology\u2014ICAET (2014)"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Dhilleswararao, P., Mahapatra, R., Srinivas, P.S.T.N.: High SNM 32\u00a0nm CNFET based 6T SRAM cell design considering transistor ratio. In: 2014 International Conference on Electronics and Communication Systems (ICECS), pp.\u00a01, 6, 13\u201314 Feb 2014","DOI":"10.1109\/ECS.2014.6892748"},{"issue":"7","key":"36_CR10","doi-asserted-by":"crossref","first-page":"1639","DOI":"10.1109\/TVLSI.2013.2275071","volume":"22","author":"Feng Shi","year":"2014","unstructured":"Shi, F., Wu, X., Yan, Z.: Improved analytical delay models for RC-coupled interconnects. In: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(7), 1639, 1644 (2014)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"36_CR11","unstructured":"Cho, G., Kim, Y.-B., Lombardi, F., Choi, M.: Performance evaluation of CNFET-based logic gates. In: Instrumentation and Measurement Technology Conference, 2009. I2MTC \u201809. IEEE, pp.\u00a0909, 912, 5\u20137 May 2009"},{"key":"36_CR12","doi-asserted-by":"crossref","unstructured":"Halder, A., Maheshwari, V., Goyal, A., Kar, R., Mandal, D., Bhattacharjee, A.K.: Moment based delay modelling for on-chip RC global VLSI interconnect for unit ramp input. In: 2012 International Joint Conference on Computer Science and Software Engineering (JCSSE), pp.\u00a0164, 167, 30 May 2012\u20131 June 2012","DOI":"10.1109\/JCSSE.2012.6261945"},{"key":"36_CR13","unstructured":"http:\/\/www.sr.bham.ac.uk\/yr4pasr\/project06\/GT\/CNT.html"},{"key":"36_CR14","unstructured":"http:\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011SysDrivers.pdf"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Shin, J.Y., Dutt, N., Kurdahi, F.: Vision-inspired global routing for enhanced performance and reliability. In: 2013 14th International Symposium on Quality Electronic Design (ISQED), pp.\u00a0239, 244, 4\u20136 March 2013","DOI":"10.1109\/ISQED.2013.6523616"},{"key":"36_CR16","unstructured":"Kavicharan, M., Murthy, N.S., Rao, N.B.: An efficient delay estimation model for high speed VLSI interconnects. In: 2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp.\u00a01358, 1362, 22\u201325 Aug 2013"},{"key":"36_CR17","unstructured":"Seokjoong, K., Guthaus, M.R.: SNM-aware power reduction and reliability improvement in 45\u00a0nm SRAMs. In: IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC), 2011, pp. 204, 207, 3\u20135 Oct 2011"},{"issue":"5","key":"36_CR18","doi-asserted-by":"crossref","first-page":"924","DOI":"10.1109\/TNANO.2012.2207124","volume":"11","author":"P. Lamberti","year":"2012","unstructured":"Lamberti, P., Tucci, V.: Impact of the variability of the process parameters on CNT-based nanointerconnects performances: a comparison between SWCNTs bundles and MWCNT. IEEE Trans. Nanotechnol. 11(5), 924\u2013933, (2012)","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"36_CR19","unstructured":"Sun, L., Mathew, J., Shafik, R.A., Pradhan, D.K., Li, Z.: A low power and robust carbon nanotube 6T SRAM design with metallic tolerance. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, pp.\u00a01, 4, 24\u201328 March 2014"},{"key":"36_CR20","unstructured":"Maheshwari, V., Agarwal, S., Goyal, A., Jain, J., Kumar, S., Kar, R., Mandal, D., Bhattacharjee, A.K.: Elmore\u2019s approximations based explicit delay and rise time model for distributed RLC on-chip VLSI global interconnect. In: 2012 IEEE Symposium on Humanities, Science and Engineering Research (SHUSER), pp.\u00a01135, 1139, 24\u201327 June 2012"},{"key":"36_CR21","doi-asserted-by":"crossref","unstructured":"Maheshwari, V., Baboo, A., Kumar, B., Kar, R., Mandal, D., Bhattacharjee, A.K.: Delay model for VLSI RLCG global interconnects line. In: 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp.\u00a0201, 204, 5\u20137 Dec 2012","DOI":"10.1109\/PrimeAsia.2012.6458654"},{"key":"36_CR22","doi-asserted-by":"crossref","unstructured":"Majumder, M.K., Das, P.K., Kaushik, B.K., Manhas, S.K.: Optimized delay and power performances for multi-walled CNT in global VLSI interconnects. In: 2012 5th International Conference on Computers and Devices for Communication (CODEC), pp.\u00a01, 4, 17\u201319 Dec 2012","DOI":"10.1109\/CODEC.2012.6509358"},{"issue":"8","key":"36_CR23","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1109\/LED.2012.2200872","volume":"33","author":"Manoj Kumar Majumder","year":"2012","unstructured":"Majumder, M.K., Pandya, N.D., Kaushik, B.K., Manhas, S.K.: Analysis of MWCNT and Bundled SWCNT Interconnects: Impact on Crosstalk and Area. IEEE Electron Device Lett. 33(8), pp. 1180, 1182, Aug 2012","journal-title":"IEEE Electron Device Letters"},{"key":"36_CR24","unstructured":"Mehran, M., Masoumi, N.: A tapered partitioning method for \u201cdelay energy product\u201d optimization in global interconnects. In: 50th Midwest Symposium on Circuits and Systems, 2007. MWSCAS 2007, pp. 21, 24, 5\u20138 Aug 2007"},{"key":"36_CR25","doi-asserted-by":"crossref","unstructured":"Moradi, M., Mirzaee, R.F., Moaiyeri, M.H., Navi, K.: An applicable high-efficient CNTFET-based full adder cell for practical environments. In: 2012 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS), pp.\u00a07, 12, 2\u20133 May 2012","DOI":"10.1109\/CADS.2012.6316411"},{"key":"36_CR26","unstructured":"Somorjit Singh, N., Madheswaran, M.: Simulation and analysis of 3t and 4t cntfet dram design in 32\u00a0nm technology. Int. J. Electron. Sign. Syst. (IJESS) 3, 59\u201365 (2013) ISSN: 22315969"},{"key":"36_CR27","doi-asserted-by":"crossref","unstructured":"Pushkarna, A., Raghavan, S., Mahmoodi, H.: Comparison of performance parameters of SRAM designs in 16\u00a0nm CMOS and CNTFET technologies. In: 2010 IEEE International SOC Conference (SOCC), pp. 339, 342, 27\u201329 Sept 2010","DOI":"10.1109\/SOCC.2010.5784690"},{"key":"36_CR28","doi-asserted-by":"crossref","unstructured":"Prasad, S.R., Madhavi, B.K., Kishore, K.L.: Design of a 32\u00a0nm 7T SRAM Cell based on CNTFET for low power operation. In: 2012 International Conference on Devices, Circuits and Systems (ICDCS), pp.\u00a0443, 446, 15\u201316 March 2012","DOI":"10.1109\/ICDCSyst.2012.6188756"},{"key":"36_CR29","unstructured":"Lin, S., Kim, Y.-B., Lombardi, F.: Design of a CNTFET-based SRAM cell by dual-chirality selection. IEEE Trans. Nanotechnol. 9(1), 30, 37, (2010)"},{"key":"36_CR30","unstructured":"Kim, Y.B., Kim, Y.-B., Lombardi, F., Lee, Y.J.: A low power 8T SRAM cell design technique for CNFET. In: International SoC Design Conference, 2008. ISOCC \u201808. vol.\u00a001, pp.\u00a0I\u2013176, 24\u201325 Nov 2008"},{"key":"36_CR31","unstructured":"Kim, Y.B.: Design methodology based on carbon nanotube field effect transistor (CNFET), Ph.D. thesis, Department of Electrical and Computer Engineering, Northeastern University Boston, Massachusetts, Jan 2011"},{"key":"36_CR32","unstructured":"Zhang, Z., Delgado-Frias, J.G.: Low power and metallic CNT tolerant CNTFET SRAM design. In: 2011 11th IEEE Conference on Nanotechnology (IEEE-NANO), pp.\u00a01177, 1182, 15\u201318 Aug 2011"},{"key":"36_CR33","doi-asserted-by":"crossref","unstructured":"Zhang, Z., Delgado-Frias, J.G., CNTFET SRAM cell with tolerance to removed metallic CNTs. In: 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 186, 189, 5\u20138 Aug 2012","DOI":"10.1109\/MWSCAS.2012.6291988"}],"container-title":["Advances in Intelligent Systems and Computing","Proceedings of Fifth International Conference on Soft Computing for Problem Solving"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-0448-3_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T21:18:04Z","timestamp":1748812684000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-0448-3_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811004476","9789811004483"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-0448-3_36","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2016]]}}}