{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T03:49:33Z","timestamp":1725853773569},"publisher-location":"Singapore","reference-count":11,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811004506"},{"type":"electronic","value":"9789811004513"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-0451-3_11","type":"book-chapter","created":{"date-parts":[[2016,4,20]],"date-time":"2016-04-20T03:31:45Z","timestamp":1461123105000},"page":"99-108","source":"Crossref","is-referenced-by-count":0,"title":["A Systematic Study on Mitigating Parameter Variation in MOSFETs"],"prefix":"10.1007","author":[{"family":"Prashant Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Neeraj Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rashmi Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janak Kumar B.","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ashutosh Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,4,21]]},"reference":[{"key":"11_CR1","unstructured":"Maudslay, H.: Wikipedia. \n                  http:\/\/en.wikipedia.org\/wiki\/Maudslay\n                  \n                 (2014)"},{"key":"11_CR2","unstructured":"Wirnshofer, M.: Variation-aware adaptive voltage scaling for digital CMOS circuits. Springer Series in Advanced Microelectronics, vol. 41"},{"key":"11_CR3","unstructured":"Humenay, E., Tarjan, D., Skadron, K.: Impact of parameter variations on multi-core chips. In: Workshop on Architectural Support for Gigascale Integration. 33rd International Symposium on Computer Architecture"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.: Mitigating parameter variation with dynamic fine-grain body biasing. In: 40th Annual IEEE\/ACM International Symposium, pp. 27\u201342 (2007)","DOI":"10.1109\/MICRO.2007.4408243"},{"key":"11_CR5","unstructured":"Komaragiri, R.S.: A simulation study on the performance improvement of CMOS devices using alternative gate electrode structures. PhD Dissertation, TU Darmstadt (2007)"},{"key":"11_CR6","unstructured":"Wilson, R.: The dirty little secret: engineers at design forum vexed by rise in process variations at the die level EE Times, vol. 1 (2002)"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: Parameter variations and impact on circuits and microarchitecture. In: Proceedings of the 40th Annual Design Automation Conference, pp. 338\u2013342 (2003)","DOI":"10.1145\/775832.775920"},{"issue":"8-9","key":"11_CR8","doi-asserted-by":"crossref","first-page":"1114","DOI":"10.1016\/j.microrel.2008.07.039","volume":"48","author":"M. Alam","year":"2008","unstructured":"Alam, M.: Reliability-and process-variation aware design of integrated circuits. Microelectron. Reliab. 48(8\u20139), 1114\u20131122 (2008)","journal-title":"Microelectronics Reliability"},{"issue":"11","key":"11_CR9","doi-asserted-by":"crossref","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J.W. Tschanz","year":"2002","unstructured":"Tschanz, J., Kao, J.T., Narendra, S.G., Nair, R., Antoniadis, D.A., Chandrakasan, A.P., De, V.: Adaptive body bias for reducing impacts of die to die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circuits 37(11), 1396\u20131402 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR10","unstructured":"Yadav, A.K., Vaishali, Yadav, M.: Implementation of CMOS current mirror for low voltage and low power. Int. J. Electron. Commun. Comput. Eng. 3(3), 620\u2013624 (2012)"},{"issue":"3","key":"11_CR11","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/TVLSI.2007.912137","volume":"16","author":"S.V. Kumar","year":"2008","unstructured":"Kumar, S., Kim, C.H., Sapatnekar, S.S.: Body bias voltage computations for process and temperature compensation. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 16(3), 249\u2013262 (2008)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Advances in Intelligent Systems and Computing","Proceedings of Fifth International Conference on Soft Computing for Problem Solving"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-0451-3_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:53:42Z","timestamp":1559436822000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-0451-3_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811004506","9789811004513"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-0451-3_11","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2016]]}}}