{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T00:10:02Z","timestamp":1749687002690,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":23,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789811016264"},{"type":"electronic","value":"9789811016271"}],"license":[{"start":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T00:00:00Z","timestamp":1478217600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-1627-1_42","type":"book-chapter","created":{"date-parts":[[2016,11,3]],"date-time":"2016-11-03T11:21:07Z","timestamp":1478172067000},"page":"529-544","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Parallel and Reconfigurable Mesh Architecture for Low and Medium Level Image Processing Applications"],"prefix":"10.1007","author":[{"given":"Ihirri","family":"Soukaina","sequence":"first","affiliation":[]},{"given":"Errami","family":"Ahmed","sequence":"additional","affiliation":[]},{"given":"Khaldoun","family":"Mohamed","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,4]]},"reference":[{"issue":"11","key":"42_CR1","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/2.86786","volume":"21","author":"DB Skillicorn","year":"1988","unstructured":"Skillicorn, D.B.: A taxonomy for computer architectures. Computer 21(11), 46\u201357 (1988)","journal-title":"Computer"},{"issue":"10","key":"42_CR2","doi-asserted-by":"publisher","first-page":"2420","DOI":"10.1109\/TCSI.2011.2131370","volume":"58","author":"A Lopich","year":"2011","unstructured":"Lopich, A., Dudek, P.: A SIMD cellular processor array vision chip with asynchronous processing capabilities. Regul. Pap. IEEE Trans. Circuits Syst. 58(10), 2420\u20132431 (2011)","journal-title":"Regul. Pap. IEEE Trans. Circuits Syst."},{"key":"42_CR3","doi-asserted-by":"crossref","unstructured":"Deguchi, K., Tago, K., Morishita, I.: Integrated parallel image processings on a pipelined MIMD multi-processor system PSM. In: 10th International Conference on Pattern Recognition, Proceedings, vol. 2, pp. 442\u2013444 (1990)","DOI":"10.1109\/ICPR.1990.119398"},{"issue":"10","key":"42_CR4","doi-asserted-by":"publisher","first-page":"2847","DOI":"10.1109\/TC.2014.2378267","volume":"64","author":"FJ And\u00fajar-Mu\u00f1oz","year":"2015","unstructured":"And\u00fajar-Mu\u00f1oz, F.J., Villar-Ortiz, J.A., S\u00e1nchez, J.L., Alfaro, F.J., Duato, J.: N-Dimensional twin torus topology. IEEE Trans. Comput. 64(10), 2847\u20132861 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"42_CR5","doi-asserted-by":"crossref","unstructured":"Shen, H., Wang, J., Yuan, C., Wang, Z., Zheng, W.: A novel crossbar scheduling for multi-FPGA parallel sar imaging system. In: 2010 First International Conference on Pervasive Computing Signal Processing and Applications (PCSPA), pp. 394\u2013397 (2010)","DOI":"10.1109\/PCSPA.2010.101"},{"key":"42_CR6","doi-asserted-by":"crossref","unstructured":"Miller, R., Prasanna, K., Stout, F., Dionisios, R.: Parallel computations on reconfigurable meshes (1993)","DOI":"10.1109\/12.277290"},{"key":"42_CR7","doi-asserted-by":"crossref","unstructured":"Kent, E.W., et al.: PIPE: pipeline image processing engine. J. Parallel Distrib. Comput. 2, 50\u201378 (1985)","DOI":"10.1016\/0743-7315(85)90038-3"},{"key":"42_CR8","unstructured":"M\u00e9RIGOT, A., Ni, Y., Devos, F.: Architectures massivement paralleles pour la vision artificielle (2009)"},{"key":"42_CR9","doi-asserted-by":"crossref","unstructured":"Siegel, H.J., Siegel, L.J., Kemmerer, F.C., Smith, S.D.: PASM: a partitionable SIMD\/MIMD system for image processing and pattern recognition (1982)","DOI":"10.1109\/TC.1981.1675732"},{"key":"42_CR10","unstructured":"Hwang, J.-J., Liu, T.-L.: Pixel-wise deep learning for contour detection (2015)"},{"key":"42_CR11","doi-asserted-by":"crossref","unstructured":"Lee, C.-Y., Leou, J.-J., Hsiao, H.-H.: Saliency-directed color image segmentation using modified particle swarm optimization (2012)","DOI":"10.1016\/j.sigpro.2011.04.026"},{"key":"42_CR12","doi-asserted-by":"crossref","unstructured":"Geisler, W.S., Perry, J.S., Super, B.J., Gallogly, D.P.: Edge co-occurence in natural images predicts contour grouping performance (2001)","DOI":"10.1016\/S0042-6989(00)00277-7"},{"key":"42_CR13","unstructured":"Rosenfeld, A.: Parallel algorithms for image analysis. Mod. Sig. Process. (1985)"},{"key":"42_CR14","doi-asserted-by":"crossref","unstructured":"Kushner, T., Wu, A.Y., Rosenfeld, A.: Image processing on the ZMOB. IEEE Trans. Comput. (1982)","DOI":"10.21236\/ADA098121"},{"key":"42_CR15","unstructured":"Persa, S., Nicolescu, C., Jonker, P.: Evaluation of two real time low level image processing architecture (2000)"},{"key":"42_CR16","unstructured":"Segmentation d\u2019Images IRM C\u00e9r\u00e9brales sur Architecture Massivement Parall\u00e8le (GPU), Sept 2014"},{"key":"42_CR17","doi-asserted-by":"crossref","unstructured":"Liu, Y., Zhang, D., Lu, G., Ma, W.-Y.: A survey of content-based image retrieval with high-level semantics (2007)","DOI":"10.1016\/j.patcog.2006.04.045"},{"issue":"1","key":"42_CR18","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/TCI.2015.2424077","volume":"1","author":"M Qasaimeh","year":"2015","unstructured":"Qasaimeh, M., Sagahyroon, A., Shanableh, T.: FPGA-based parallel hardware architecture for real-time image classification. Comput. Imaging IEEE Trans. 1(1), 56\u201370 (2015)","journal-title":"Comput. Imaging IEEE Trans."},{"issue":"9","key":"42_CR19","doi-asserted-by":"publisher","first-page":"2067","DOI":"10.1109\/JSSC.2014.2332134","volume":"49","author":"C Shi","year":"2014","unstructured":"Shi, C., Yang, J., Han, Y., Cao, Z., Qin, Q., Liu, L., Wu, N.-J., Wang, Z.: A 1000 fps vision chip based on a dynamically reconfigurable hybrid architecture comprising a PE array processor and self-organizing map neural network. Solid-State Circuits IEEE J. 49(9), 2067\u20132082 (2014)","journal-title":"Solid-State Circuits IEEE J."},{"key":"42_CR20","doi-asserted-by":"crossref","unstructured":"Moreira, A., York, B.W.: Matrix inversion in O (log n) on a scan-enhanced reconfigurable mesh computer, pp. 67\u201375 (1996)","DOI":"10.1145\/228329.228336"},{"issue":"3","key":"42_CR21","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1023\/A:1013920332390","volume":"32","author":"O Bouattane","year":"2001","unstructured":"Bouattane, O., Elmesbahi, J., Khaldoun, M., Rami, A.: A fast algorithm for k-nearest neighbor problem on a reconfigurable mesh computer. J. Intell. Robot. Syst. 32(3), 347\u2013360 (2001)","journal-title":"J. Intell. Robot. Syst."},{"key":"42_CR22","unstructured":"An efficient list-ranking algorithm on a reconfigurable mesh with shift switching (2007)"},{"issue":"4","key":"42_CR23","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1007\/s10846-005-9017-1","volume":"44","author":"A Errami","year":"2005","unstructured":"Errami, A., Khaldoun, M., Elmesbahi, J., Bouattane, O.: \u03b8(1) Time algorithm for structural characterization of multi-leveled images and its applications on a reconfigurable mesh computer. J. Intell. Robot. Syst. 44(4), 277\u2013290 (2005)","journal-title":"J. Intell. Robot. Syst."}],"container-title":["Lecture Notes in Electrical Engineering","Advances in Ubiquitous Networking 2"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-1627-1_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T23:47:52Z","timestamp":1749685672000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-10-1627-1_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,4]]},"ISBN":["9789811016264","9789811016271"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-1627-1_42","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2016,11,4]]},"assertion":[{"value":"4 November 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}