{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:12:25Z","timestamp":1743145945965,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":13,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811022081"},{"type":"electronic","value":"9789811022098"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-2209-8_3","type":"book-chapter","created":{"date-parts":[[2016,8,7]],"date-time":"2016-08-07T22:39:56Z","timestamp":1470609596000},"page":"28-39","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Hybrid Last Level Cache Based on Multi-retention STT-RAM Cells"],"prefix":"10.1007","author":[{"given":"Hongguang","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenyu","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo","family":"Tian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,8,9]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Jog, A., Mishra, A.K., et al.: Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs. In: IEEE Design Automation Conference, pp. 243\u2013253 (2012)","DOI":"10.1145\/2228360.2228406"},{"issue":"6","key":"3_CR2","doi-asserted-by":"publisher","first-page":"1281","DOI":"10.1109\/TVLSI.2013.2267754","volume":"22","author":"Z Sun","year":"2014","unstructured":"Sun, Z., Bi, X., et al.: STT-RAM cache hierarchy with multiretention MTJ design. IEEE Trans. Very Large Scale Integr. Syst. 22(6), 1281\u20131294 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Smullen, C., Mohan, V., et al.: Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In: IEEE Symposium on High-Performance Computer Architecture, pp. 50\u201361 (2011)","DOI":"10.1109\/HPCA.2011.5749716"},{"issue":"1","key":"3_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2534393","volume":"19","author":"J Li","year":"2013","unstructured":"Li, J., Shi, L., et al.: Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh. ACM Trans. Des. Autom. Electron. Syst. 19(1), 1\u201323 (2013)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Zhao, J., Xie, Y.: Optimizing band width and power of graphics memory with hybrid memory technologies and adaptive data migration. In: Proceedings of the International Conference Computer-Aided Design, pp. 81\u201387 (2012)","DOI":"10.1145\/2429384.2429400"},{"key":"3_CR6","unstructured":"NVSim. \n                  http:\/\/www.rioshering.com\/nvsimwiki\/index.php"},{"issue":"8","key":"3_CR7","doi-asserted-by":"publisher","first-page":"1829","DOI":"10.1109\/TVLSI.2013.2278295","volume":"22","author":"Q Li","year":"2014","unstructured":"Li, Q., Li, J., et al.: Compiler-assisted STT-RAM-based hybrid cache for energy efficient embedded systems. IEEE Trans. Very Large Scale Integr. Syst. 22(8), 1829\u20131840 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Raychowdhury, A., et al.: Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances. In: IEEE International Electron Devices Meeting, pp. 1\u20134 (2009)","DOI":"10.1109\/IEDM.2009.5424242"},{"issue":"2","key":"3_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"3_CR10","unstructured":"Gem5. \n                  http:\/\/gem5.org"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Sun, Z., Bi, X., Li, H.: Multi retention level STT-RAM cache designs with a dynamic refresh scheme. In: 44th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 329\u2013338 (2011)","DOI":"10.1145\/2155620.2155659"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Ahn, J., Yoo, S., et al.: Write intensity prediction for energy-efficient non-volatile caches. In: IEEE International Symposium on Low Power Electronics and Design, pp. 223\u2013228 (2013)","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Wang, Z., Jimenez, D., et al.: Adaptive placement and migration policy for an STT-RAM-based hybrid cache. In: 20th IEEE International Symposium on High Performance Computer Architecture, pp. 13\u201324 (2014)","DOI":"10.1109\/HPCA.2014.6835933"}],"container-title":["Communications in Computer and Information Science","Advanced Computer Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-2209-8_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:10:04Z","timestamp":1558393804000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-2209-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811022081","9789811022098"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-2209-8_3","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"9 August 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ACA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Conference on Advanced Computer Architecture","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Weihai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 August 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 August 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"aca2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}