{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T06:13:36Z","timestamp":1725862416164},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811022081"},{"type":"electronic","value":"9789811022098"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-2209-8_4","type":"book-chapter","created":{"date-parts":[[2016,8,7]],"date-time":"2016-08-07T22:39:56Z","timestamp":1470609596000},"page":"40-47","source":"Crossref","is-referenced-by-count":2,"title":["Overcoming and Analyzing the Bottleneck of Interposer Network in 2.5D NoC Architecture"],"prefix":"10.1007","author":[{"given":"Chen","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zicong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,8,9]]},"reference":[{"issue":"1","key":"4_CR1","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Archit. News 23(1), 20\u201324 (1995)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Xie, J., Zhao, J., Dong, X., Xie, Y.: Architectural benefits and design challenges for three-dimensional integrated circuits. In: 2010 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 540\u2013543, December 2010","DOI":"10.1109\/APCCAS.2010.5775083"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.P.: Interconnect characteristics of 2.5-d system integration scheme. In: Proceedings of the 2001 International Symposium on Physical design, pp. 171\u2013175. ACM (2001)","DOI":"10.1145\/369691.369763"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Loh, G.H., Jerger, N.E., Kannan, A., Eckert, Y.: Interconnect memory challenges for multi-chip, silicon interposer systems. In: Proceedings of the 2015 International Symposium on Memory Systems, pp. 3\u201310. ACM (2015)","DOI":"10.1145\/2818950.2818951"},{"key":"4_CR5","unstructured":"Bolsens, I., Xilinx, C.: 2.5D ICs: Just a stepping stone or a long term alternative to 3d? In: Keynote Talk at 3-D Architectures for Semiconductor Integration and Packaging Conference (2011)"},{"key":"4_CR6","unstructured":"AMD: Amd radeon r9 fury x graphics card (2015). http:\/\/support.amd.com\/documents"},{"key":"4_CR7","unstructured":"Saban, K.: Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx White paper: Vertex-7 FPGAs (2011)"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Jerger, N.E., Kannan, A., Li, Z., Loh, G.H.: Noc architectures for silicon interposer systems: Why pay for more wires when you can get them (from your interposer) for free? In: 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 458\u2013470. IEEE (2014)","DOI":"10.1109\/MICRO.2014.61"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Kannan, A., Jerger, N.E., Loh, G.H.: Enabling interposer-based disintegration of multi-core processors. In: Proceedings of the 48th International Symposium on Microarchitecture, pp. 546\u2013558. ACM (2015)","DOI":"10.1145\/2830772.2830808"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., et al.: A 48-core IA-32 message-passing processor with DVFS in 45\u00a0nm CMOS. In: 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 108\u2013109. IEEE (2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"4_CR11","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"5","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., et al.: On-chip interconnection architecture of the tile processor. IEEE Micro 5, 15\u201331 (2007)","journal-title":"IEEE Micro"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Liu, C., Zhang, L., Han, Y., Li, X.: Vertical interconnects squeezing in symmetric 3d mesh network-on-chip. In: Proceedings of the 16th Asia and South Pacific Design Automation Conference, pp. 357\u2013362. IEEE Press (2011)","DOI":"10.1109\/ASPDAC.2011.5722213"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Jiang, N., Becker, D.U., Michelogiannakis, G., Balfour, J., Towles, B., Shaw, D.E., Kim, J., Dally, W.J.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86\u201396. IEEE (2013)","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Bakhoda, A., Kim, J., Aamodt, T.M.: Throughput-effective on-chip networks for manycore accelerators. In: Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 421\u2013432. IEEE Computer Society (2010)","DOI":"10.1109\/MICRO.2010.50"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Bakhoda, A., Yuan, G.L., Fung, W.W., Wong, H., Aamodt, T.M.: Analyzing CUDA workloads using a detailed GPU simulator. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software, April 2009","DOI":"10.1109\/ISPASS.2009.4919648"}],"container-title":["Communications in Computer and Information Science","Advanced Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-2209-8_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T04:09:46Z","timestamp":1568261386000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-2209-8_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811022081","9789811022098"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-2209-8_4","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]}}}