{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T11:32:04Z","timestamp":1725881524660},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811031557"},{"type":"electronic","value":"9789811031564"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-3156-4_15","type":"book-chapter","created":{"date-parts":[[2017,3,2]],"date-time":"2017-03-02T02:13:45Z","timestamp":1488420825000},"page":"151-160","source":"Crossref","is-referenced-by-count":1,"title":["Low Power 14T Hybrid Full Adder Cell"],"prefix":"10.1007","author":[{"given":"Chauhan","family":"Sugandha","sequence":"first","affiliation":[]},{"given":"Sharma","family":"Tripti","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,3]]},"reference":[{"key":"15_CR1","volume-title":"Principles of CMOS Digital Design. A System Perspective","author":"N Weste","year":"1993","unstructured":"N. Weste, K. Eshraghian, Principles of CMOS Digital Design. A System Perspective (Addison Wesley, Massachusetts, MA, USA, 1993)"},{"key":"15_CR2","unstructured":"S. Kang, Y. Leblebici, CMOS Digital Integrated Circuit Analysis and Design, 3rd edn. (McGraw-Hill, 2005)"},{"key":"15_CR3","unstructured":"K. Roy, S.C. Prasad, Low Power CMOS VLSI Circuit Design. ISBN 0471-11488 (2000)"},{"issue":"7","key":"15_CR4","doi-asserted-by":"crossref","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmermann","year":"1997","unstructured":"R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits 32(7), 1079\u20131090 (1997)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"D. Radhakrishnan, Low-voltage low-power CMOS full adder. IEEE Proc. Circuits Devices Syst. 148(1), 19\u201324 (2001)","DOI":"10.1049\/ip-cds:20010170"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"A.M. Shams, T.K. Darwish, M. Bayoumi, Performance analysis of low-power1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(1), 20\u201329 (2002)","DOI":"10.1109\/92.988727"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"H.T. Bui, Y. Wang, Y. Jiang, Design and analysis of low power 10-transistor full adders using novel XOR-XNOR gates. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 49(1), 25\u201330 (2002)","DOI":"10.1109\/82.996055"},{"key":"15_CR8","unstructured":"M. Zhang, J. Gu, C.-H. Chang, A novel hybrid pass logic with static CMOS output drive full-adder cell, in Proceedings of the International Symposium on Circuits and Systems, pp. 317\u2013320 (2003)"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"C.H. Chang, J.M. Gu, M. Zhang, A review of 0.18-\u03bcm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(6), 686\u2013695 (2005)","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"15_CR10","unstructured":"S.R. Chowdhury, A. Banerjee, A. Roy, H. Saha, A high speed 8 transistor full adder design using novel 3 transistor XOR gates. Int. J. Electron. Circuits Syst. 2, 217\u2013223 (2008)"},{"key":"15_CR11","unstructured":"A. Bazzazi, B. Eskafi, Design and Implementation of Full Adder Cell with the GDI Technique Based on 0.18\u00a0\u03bcm CMOS Technology, in Proceedings of the International Multiconference of Engineers and Computer Scientist, vol. II, IMECS Hong Kong (2010)"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"S. Goel, A. Kumar, M. Bayoumi, Design of robust, energy-efficient full adders for deep-sub micrometer design using hybrid-CMOS logic style, in IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(12), 130\u20131320 (2006)","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications, in Proceedings of the 4th IEEE VLSI Systems, vol. 19, pp. 718\u2013721(2011)","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"15_CR14","unstructured":"B. Sathiyabama, Dr. S. Malarkkan, Novel low power hybrid adders using 90\u00a0nm technology for DSP applications. 1(2) (2012). ISSN:2278\u2013067X"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"C.-K. Tung, S.-H. Shieh, C.-H. Cheng, Low-power high-speed full adder for portable electronic applications. Electron. Lett. 49 (2013)","DOI":"10.1049\/el.2013.0893"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. 10th IEEE Trans. Very Large Scale Integr. Syst. 23 (2015)","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"I.M. Filanovsky, A. Allam, Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits. IEEE Trans Circuits Syst. I: Fund. Theory Appl., 876\u2013884 (2001)","DOI":"10.1109\/81.933328"}],"container-title":["Advances in Intelligent Systems and Computing","Proceedings of the 5th International Conference on Frontiers in Intelligent Computing: Theory and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-3156-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T03:00:43Z","timestamp":1568862043000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-3156-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811031557","9789811031564"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-3156-4_15","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2017]]}}}