{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T09:21:23Z","timestamp":1725873683511},"publisher-location":"Singapore","reference-count":14,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811031588"},{"type":"electronic","value":"9789811031595"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-3159-5_3","type":"book-chapter","created":{"date-parts":[[2016,12,8]],"date-time":"2016-12-08T10:29:29Z","timestamp":1481192969000},"page":"24-31","source":"Crossref","is-referenced-by-count":0,"title":["A Methodology for Performance Verification of Microprocessors"],"prefix":"10.1007","author":[{"given":"Yongwen","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,12,9]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Noonburg, D.B., Shen, J.P.: A framework for statistical modeling of superscalar processor performance. In: Third International Symposium on High-Performance Computer Architecture, pp. 298\u2013309. IEEE, (1997)","DOI":"10.1109\/HPCA.1997.569691"},{"key":"3_CR2","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/1028176.1006729","volume":"32","author":"TS Karkhanis","year":"2004","unstructured":"Karkhanis, T.S., Smith, J.E.: A first-order superscalar processor model. ACM SIGARCH Comput. Archit. News 32, 338 (2004)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"3_CR3","unstructured":"Ma, K.: Microprocessor analytical model. Ph.D. thesis, University of Science and Technology of China (2007)"},{"key":"3_CR4","unstructured":"Wang, L., Wang, Y., Li, L., Gao, J., Dou, Q.: Utilizing colored petri nets for design space exploration of asynchronous microprocessors. In: International Workshop on Reachability Problems (RP 2014), Oxford (2014)"},{"key":"3_CR5","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. IEEE Comput. 35, 59\u201367 (2002)","journal-title":"IEEE Comput."},{"key":"3_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39, 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"3_CR7","unstructured":"Virtutech: Virtutech simics - a full system simulator (2004)"},{"key":"3_CR8","first-page":"68","volume":"30","author":"FX Zhang","year":"2007","unstructured":"Zhang, F.X., Zhang, L.B., Hu, W.W.: Sim-Godson: a Godson processor simulator based on simplescalar. Chin. J. Comput. 30, 68 (2007). Chinese Edition","journal-title":"Chin. J. Comput."},{"key":"3_CR9","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/TC.2006.44","volume":"55","author":"JJ Yi","year":"2006","unstructured":"Yi, J.J., Lilja, D.J.: Simulation of computer architectures: simulators, benchmarks, methodologies and recommendations. IEEE Trans. Comput. 55, 268\u2013280 (2006)","journal-title":"IEEE Trans. Comput."},{"volume-title":"Performance Evaluation and Benchmarking","year":"2006","key":"3_CR10","unstructured":"John, L.K., Eeckhout, L. (eds.): Performance Evaluation and Benchmarking. CRC Press, New York (2006)"},{"key":"3_CR11","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.675637","volume":"31","author":"B Black","year":"1998","unstructured":"Black, B., Shen, J.P.: Calibration of microprocessor performance models. Computer 31, 59\u201365 (1998)","journal-title":"Computer"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Desikan, R., Burger, D., Keckler, S.W.: Measuring experimental error in microprocessor simulation. In: Proceedings of the 28th Annual International Symposium on Computer Architecture, ISCA 2001, pp. 266\u2013277. ACM, New York (2001)","DOI":"10.1145\/379240.565338"},{"key":"3_CR13","unstructured":"John, L.K.: Benchmarks. In: Performance Evaluation and Benchmarking. CRC Press, pp. 27\u201344 (2006)"},{"key":"3_CR14","volume-title":"Computer Architecture: A Quantitative Approach","author":"JL Hennessy","year":"2002","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann Publisher, San Francisco (2002)","edition":"3"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-3159-5_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:31:13Z","timestamp":1498354273000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-3159-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811031588","9789811031595"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-3159-5_3","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]}}}