{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T09:21:26Z","timestamp":1725873686893},"publisher-location":"Singapore","reference-count":18,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811031588"},{"type":"electronic","value":"9789811031595"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-3159-5_5","type":"book-chapter","created":{"date-parts":[[2016,12,8]],"date-time":"2016-12-08T15:29:29Z","timestamp":1481210969000},"page":"40-51","source":"Crossref","is-referenced-by-count":1,"title":["A New DVFS Algorithm Design for Multi-core Processor Chip"],"prefix":"10.1007","author":[{"given":"Chengyi","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiming","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangdi","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,12,9]]},"reference":[{"issue":"4","key":"5_CR1","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1145\/106975.106991","volume":"26","author":"DW Wall","year":"1991","unstructured":"Wall, D.W.: Limits of instruction-level parallelism. ACM SIGARCH Comput. Archit. News 26(4), 176\u2013188 (1991)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"3","key":"5_CR2","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MM.2005.45","volume":"25","author":"T Agerwala","year":"2005","unstructured":"Agerwala, T., Chatterjee, S.: Computer architecture: challenges and opportunities for the next decade. IEEE Micro 25(3), 58\u201369 (2005)","journal-title":"IEEE Micro"},{"issue":"3","key":"5_CR3","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1145\/1394608.1382152","volume":"36","author":"R Teodorescu","year":"2008","unstructured":"Teodorescu, R., Torrellas, J.: Variation-aware application scheduling and power management for chip multiprocessors. ACM SIGARCH Comput. Archit. News 36(3), 363\u2013374 (2008). IEEE Computer Society","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"2","key":"5_CR4","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C Lee","year":"2003","unstructured":"Lee, C., Lee, J.K., Hwang, T., et al.: Compiler optimization on VLIW instruction scheduling for low power. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 8(2), 252\u2013268 (2003)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"issue":"3","key":"5_CR5","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/TVLSI.2002.1043334","volume":"10","author":"J Pangjun","year":"2002","unstructured":"Pangjun, J., Sapatnekar, S.S.: Low-power clock distribution using multiple voltages and reduced swings. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(3), 309\u2013318 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"5_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1007\/11556930_9","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"H Yi","year":"2005","unstructured":"Yi, H., Yang, X.: Optimizing the configuration of dynamic voltage scaling points in real-time applications. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol. 3728, pp. 79\u201388. Springer, Heidelberg (2005). doi: 10.1007\/11556930_9"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamic thermal management for high-performance microprocessors. In: Proceedings of PCA-7, pp. 171\u201382, January 2001","DOI":"10.1109\/HPCA.2001.903261"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Pouwelse, J., Langendoen, K., Sips, H.: Dynamic voltage scaling on a low-power microprocessor. In: Proceedings of the 7th Annual International Conference on Mobile Computing and Networking, pp. 251\u2013259. ACM (2001)","DOI":"10.1145\/381677.381701"},{"key":"5_CR9","unstructured":"Le Sueur, E., Heiser, G.: Dynamic voltage and frequency scaling: the laws of diminishing returns. In: Proceedings of the 2010 International Conference on Power Aware Computing and Systems, pp. 1\u20138. USENIX Association (2010)"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Kimura, H., Sato, M., Imada, T., et al.: Runtime DVFS control with instrumented code in power-scalable cluster system. In: 2008 IEEE International Conference on Cluster Computing, pp. 354\u2013359. IEEE (2008)","DOI":"10.1109\/CLUSTR.2008.4663795"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Ge, R., Feng, X., Cameron, K.W.: Performance-constrained distributed DVS scheduling for scientific applications on power-aware clusters. In: Proceedings of the 2005 ACM\/IEEE conference on Supercomputing, p. 34. IEEE Computer Society (2005)","DOI":"10.1109\/SC.2005.57"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Kong, J., Choi, J., Choi, L., et al.: Low-cost application-aware DVFS for multi-core architecture. In: Third 2008 International Conference on Convergence and Hybrid Information Technology, pp. 106\u2013111. IEEE Computer Society (2008)","DOI":"10.1109\/ICCIT.2008.124"},{"issue":"11","key":"5_CR13","doi-asserted-by":"crossref","first-page":"1576","DOI":"10.1109\/TC.2010.65","volume":"59","author":"S Eyerman","year":"2010","unstructured":"Eyerman, S., Eeckhout, L.: A counter architecture for online DVFS profitability estimation. IEEE Trans. Comput. 59(11), 1576\u20131583 (2010)","journal-title":"IEEE Trans. Comput."},{"key":"5_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1007\/978-3-642-24322-6_21","volume-title":"Computer Architecture","author":"WL Bircher","year":"2011","unstructured":"Bircher, W.L., John, L.: Predictive power management for multi-core processors. In: Varbanescu, A.L., Molnos, A., Nieuwpoort, R. (eds.) ISCA 2010. LNCS, vol. 6161, pp. 243\u2013255. Springer, Heidelberg (2011). doi: 10.1007\/978-3-642-24322-6_21"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Wei, D., Fei, F.Q., Kun, H., et al.: VB-DVFS: a new algorithm for power efficiency of CMP with GALS. In: 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 297\u2013300. IEEE (2010)","DOI":"10.1109\/ICECS.2010.5724512"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Cai, Q., Gonz\u00e1lez, J., Rakvic, R., et al.: Meeting points: using thread criticality to adapt multi-core hardware to parallel regions. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 240\u2013249. ACM (2008)","DOI":"10.1145\/1454115.1454149"},{"key":"5_CR17","unstructured":"Wu, Q., Martonosi, M., Clark, D.W., et al.: A dynamic compilation framework for controlling microprocessor energy and performance. In: Proceedings of the 38th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 271\u2013282. IEEE Computer Society (2005)"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Chabloz, J.M., Hemani, A.: Distributed DVFS using rationally-related frequencies and discrete voltage levels. In: 2010 ACM\/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp. 247\u2013252 (2010)","DOI":"10.1145\/1840845.1840897"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-3159-5_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T05:31:13Z","timestamp":1498368673000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-3159-5_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811031588","9789811031595"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-3159-5_5","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]}}}