{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T10:10:09Z","timestamp":1749809409279,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811031588"},{"type":"electronic","value":"9789811031595"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-981-10-3159-5_8","type":"book-chapter","created":{"date-parts":[[2016,12,8]],"date-time":"2016-12-08T15:29:29Z","timestamp":1481210969000},"page":"81-93","source":"Crossref","is-referenced-by-count":0,"title":["BFDir: A Space-Efficient Coherence Directory Based on Bloom Filter"],"prefix":"10.1007","author":[{"given":"Jicheng","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaqian","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongzhi","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yihan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,12,9]]},"reference":[{"issue":"6","key":"8_CR1","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1147\/rd.516.0639","volume":"51","author":"HQ Le","year":"2007","unstructured":"Le, H.Q.: IBM POWER6 microarchitecture. IBM J. Res. Dev. 51(6), 639\u2013662 (2007)","journal-title":"IBM J. Res. Dev."},{"issue":"6","key":"8_CR2","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/2.55500","volume":"23","author":"D Chaiken","year":"1990","unstructured":"Chaiken, D., Fields, C., Kurihara, K., et al.: Directory-based cache coherence in large scale multiprocessors. Computer 23(6), 49\u201358 (1990)","journal-title":"Computer"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Han, L., An, J., Gao, D., et al.: A survey on cache coherence for tiled many-core processor. In: 2012 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC), Hong Kong, pp. 114\u2013118 (2012)","DOI":"10.1109\/ICSPCC.2012.6335721"},{"issue":"2","key":"8_CR4","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1145\/633625.52432","volume":"16","author":"A Agarwal","year":"1988","unstructured":"Agarwal, A., Simoni, R., Hennessy, J., et al.: An evaluation of directory schemes for cache coherence. ACM SIGARCH Comput. Archit. News 16(2), 280\u2013298 (1988). IEEE Computer Society Press","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"6","key":"8_CR5","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/2.55502","volume":"23","author":"S Thakkar","year":"1990","unstructured":"Thakkar, S., Dubois, M., Laundrie, A.T., et al.: Scalable shared-memory multiprocessor architectures. Computer 23(6), 71\u201374 (1990)","journal-title":"Computer"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Thapar, M., Delagi, B., Flynn, M.: Linked list cache coherence for scalable shared memory multiprocessors. In: Proceedings of 1993 Seventh International Parallel Processing Symposium, Washington, DC, USA, pp. 34\u201343. IEEE Computer Society (1993)","DOI":"10.1109\/IPPS.1993.262852"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Alnaes, K., Kristiansen, E.H., Gustavson, D.B., et al.: Scalable coherent interface. In: Proceedings of the 1990 IEEE International Conference on Computer Systems and Software Engineering (CompEuro 1990), pp. 446\u2013453. IEEE (1990)","DOI":"10.1109\/CMPEUR.1990.113656"},{"key":"8_CR8","unstructured":"Gupta, A., Weber, W., Mowry, T.: Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In: Scalable Shared Memory Multiprocessors, pp. 312\u2013321 (1995)"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Zebchuk, J., Qureshi, M.K., Srinivasan, V., et al.: A tagless coherence directory. In: 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-42), pp. 423\u2013434. ACM, New York (2009)","DOI":"10.1145\/1669112.1669166"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Zhao, H., Shriraman, A., Dwarkadas, H.: SPACE: sharing pattern-based directory coherence for multicore scalability. In: International Conference on Parallel Architectures and Compilation Techniques, pp. 135\u2013146 (2010)","DOI":"10.1145\/1854273.1854294"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Zhao, H., Shriraman, A., Dwarkadas, S., et al.: SPATL: honey, I shrunk the coherence directory. In: International Conference on Parallel Architectures and Compilation Techniques, pp. 33\u201344 (2011)","DOI":"10.1109\/PACT.2011.10"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Fang, L., Liu, P., Hu, Q., et al.: Building expressive, area-efficient coherence directories. International Conference on Parallel Architectures and Compilation Techniques, pp. 299\u2013308. IEEE (2013)","DOI":"10.1109\/PACT.2013.6618819"},{"issue":"7","key":"8_CR13","doi-asserted-by":"crossref","first-page":"422","DOI":"10.1145\/362686.362692","volume":"13","author":"BH Bloom","year":"1970","unstructured":"Bloom, B.H.: Space\/time trade-offs in hash coding with allowable errors. Commun. ACM 13(7), 422\u2013426 (1970)","journal-title":"Commun. ACM"},{"issue":"3","key":"8_CR14","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1109\/90.851975","volume":"8","author":"L Fan","year":"2000","unstructured":"Fan, L., Cao, P., Almeida, J., Broder, A.Z.: Summary cache: a scalable wide-area web cache sharing protocol. IEEE\/ACM Trans. Netw. 8(3), 281\u2013293 (2000)","journal-title":"IEEE\/ACM Trans. Netw."},{"key":"8_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., et al.: The gem5 simulator. ACM SIGARCH Computer Arch. News 39, 1\u20137 (2011)","journal-title":"ACM SIGARCH Computer Arch. News"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd International Symposium on Computer Architecture, vol. 23, no. 2, pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"},{"issue":"10","key":"8_CR17","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/2.722293","volume":"31","author":"R Bagrodia","year":"1998","unstructured":"Bagrodia, R., Ameyer, R., Takai, M.: Parsec: a parallel simulation environment for complex systems. IEEE Comput. 31(10), 77\u201385 (1998)","journal-title":"IEEE Comput."}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-3159-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T09:57:03Z","timestamp":1749808623000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-3159-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9789811031588","9789811031595"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-3159-5_8","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]}}}