{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T21:45:28Z","timestamp":1743025528119,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":12,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811064265"},{"type":"electronic","value":"9789811064272"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-6427-2_29","type":"book-chapter","created":{"date-parts":[[2017,9,23]],"date-time":"2017-09-23T06:32:16Z","timestamp":1506148336000},"page":"363-371","source":"Crossref","is-referenced-by-count":1,"title":["An Improved Conversion Circuit for Redundant Binary to Conventional Binary Representation"],"prefix":"10.1007","author":[{"given":"Snigdha Subhadarshinee","family":"Tripathy","sequence":"first","affiliation":[]},{"given":"Ranjan Kumar","family":"Barik","sequence":"additional","affiliation":[]},{"given":"Manoranjan","family":"Pradhan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,24]]},"reference":[{"key":"29_CR1","unstructured":"Parhami, B.: Computer Arithmetic: Algorithms and Hardware Designs. Oxford University Press, Inc., New York (2009)"},{"key":"29_CR2","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/12.46283","volume":"39","author":"B Parhami","year":"1990","unstructured":"Parhami, B.: Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans. Comput. 39, 89\u201398 (1990)","journal-title":"IEEE Trans. Comput."},{"key":"29_CR3","unstructured":"Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. 3, 389\u2013400 (1961)"},{"key":"29_CR4","doi-asserted-by":"publisher","first-page":"789","DOI":"10.1109\/TC.1985.1676634","volume":"100","author":"N Takagi","year":"1985","unstructured":"Takagi, N., Yasuura, H., Yajima, S.: High-speed VLSI multiplication algorithm with a redundant binary addition tree. IEEE Trans. Comput. 100, 789\u2013796 (1985)","journal-title":"IEEE Trans. Comput."},{"key":"29_CR5","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/JSSC.1987.1052667","volume":"22","author":"Y Harata","year":"1987","unstructured":"Harata, Y., Nakamura, Y., Nagase, H., Takigawa, M., Takagi, N.: A high-speed multiplier using a redundant binary adder tree. IEEE J. Solid-State Circ. 22, 28\u201334 (1987)","journal-title":"IEEE J. Solid-State Circ."},{"key":"29_CR6","doi-asserted-by":"publisher","first-page":"1192","DOI":"10.1109\/TCSI.2008.2008503","volume":"56","author":"Y He","year":"2009","unstructured":"He, Y., Chang, C.-H.: A new redundant binary booth encoding for fast-bit multiplier design. IEEE Trans Circ. Syst. I Regul. Pap. 56, 1192\u20131201 (2009)","journal-title":"IEEE Trans Circ. Syst. I Regul. Pap."},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Gorgin, S., Jaberipur, G.: Fully redundant decimal arithmetic. In: 19th IEEE Symposium on Computer Arithmetic, ARITH 2009, pp. 145\u2013152 (2009)","DOI":"10.1109\/ARITH.2009.23"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Chakraborty, M.S.: Reverse conversion schemes for signed-digit number systems: a survey. J. Inst. Eng. Ser. B, 1\u20135 (2016)","DOI":"10.1007\/s40031-016-0243-7"},{"key":"29_CR9","doi-asserted-by":"publisher","unstructured":"Barik, R.K., Pradhan, M., Panda, R.: Efficient conversion technique from redundant binary to non redundant binary representation. J. Circ. Syst. Comput. World Sci. J. doi:\n10.1142\/S0218126617501353","DOI":"10.1142\/S0218126617501353"},{"key":"29_CR10","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1049\/iet-cdt.2011.0059","volume":"6","author":"G Jaberipur","year":"2012","unstructured":"Jaberipur, G., Parhami, B.: Efficient realisation of arithmetic algorithms with weighted collection of posibits and negabits. IET Comput. Digital Tech. 6, 259\u2013268 (2012)","journal-title":"IET Comput. Digital Tech."},{"key":"29_CR11","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/4.109563","volume":"27","author":"S-M Yen","year":"1992","unstructured":"Yen, S.-M., Laih, C.-S., Chen, C.-H., Lee, J.-Y.: An efficient redundant-binary number to binary number converter. IEEE J. Solid-State Circ. 27, 109\u2013112 (1992)","journal-title":"IEEE J. Solid-State Circ."},{"key":"29_CR12","unstructured":"Palnitkar, S.: Verilog HDL: A Guide to Digital Design and Synthesis, vol. 1. Prentice Hall Professional, New York (2003)"}],"container-title":["Communications in Computer and Information Science","Computational Intelligence, Communications, and Business Analytics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-6427-2_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,29]],"date-time":"2018-01-29T01:29:05Z","timestamp":1517189345000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-6427-2_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811064265","9789811064272"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-6427-2_29","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}