{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T23:09:53Z","timestamp":1768000193805,"version":"3.49.0"},"publisher-location":"Singapore","reference-count":23,"publisher":"Springer Singapore","isbn-type":[{"value":"9789811064265","type":"print"},{"value":"9789811064272","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-6427-2_38","type":"book-chapter","created":{"date-parts":[[2017,9,23]],"date-time":"2017-09-23T10:32:16Z","timestamp":1506162736000},"page":"467-481","source":"Crossref","is-referenced-by-count":2,"title":["VHDL Implementation of NOC Architecture for UART Using Round Robin Arbiter"],"prefix":"10.1007","author":[{"given":"Beauti","family":"Khataniar","sequence":"first","affiliation":[]},{"given":"Manoj","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,24]]},"reference":[{"key":"38_CR1","doi-asserted-by":"crossref","unstructured":"Zhi, H.C., Shui, X.Y., Yao, W.L.: A universal asynchronous receiver transmitter design. In: International Conference on Electronics, Communication and Control (ICECC), pp. 691\u2013694. IEEE Conference Publications (2011)","DOI":"10.1109\/ICECC.2011.6066542"},{"issue":"7","key":"38_CR2","first-page":"737","volume":"2","author":"S Kumar","year":"2013","unstructured":"Kumar, S.: Design and implementation of UART using FIFO for serial communication. Int. J. Sci. Eng. Technol. 2(7), 737\u2013740 (2013)","journal-title":"Int. J. Sci. Eng. Technol."},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Wang, Y., Song, K.: A new approach to realize UART. In: International Conference on Electronic and Mechanical Engineering and Information Technology (EMEIT), vol. 5, pp. 2749\u20132752. IEEE Conference Publications, August 2011","DOI":"10.1109\/EMEIT.2011.6023602"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Fang, Y., Chen, X.: Design and simulation of UART serial communication module based n VHDL. In: International Workshop on Intelligent Systems and Applications, pp. 1\u20134. IEEE conference publications (2011)","DOI":"10.1109\/ISA.2011.5873448"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Agrawal, R.K., Mishra, V.R.: The design of high speed UART. In: Proceedings of 2013 IEEE Conference on Information and Communication Technologies, pp. 388\u2013390 (2013)","DOI":"10.1109\/CICT.2013.6558126"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Patel, N., Patel, N.: VHDL implementation of UART with BIST capability. In: 4th International Conference on Computing, Communications and Network Technologies (ICCCNT), pp. 1\u20135. IEEE conference publications, 4\u20136 July 2013","DOI":"10.1109\/ICCCNT.2013.6726476"},{"issue":"1","key":"38_CR7","first-page":"29","volume":"1","author":"HK Ansari","year":"2012","unstructured":"Ansari, H.K., Farooqi, A.S.: Design Of high speed UART for programming FPGA. Int. J. Eng. Comput. Sci. 1(1), 29 (2012)","journal-title":"Int. J. Eng. Comput. Sci."},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Shin, E.S., Mooney, V.J., Riley, G.F.: Round robin arbiter design and generation. In: 15th International Symposium on System Synthesis, pp. 243\u2013248. IEEE Conference Publications (2002)","DOI":"10.1145\/581199.581253"},{"key":"38_CR9","unstructured":"Shashidhar, R., Sujay, S.N., Pawan, G.S.: Implementation of bus arbiter using round robin shceme. Int. J. Innovative Res. Sci. Eng. Technol. 3(7) (2014)"},{"key":"38_CR10","doi-asserted-by":"crossref","unstructured":"Khanam, R., Ahmad, Z.: Finite state machine based arbiter for on chip communication architecture. In: International Conference on Computing, Communication and Automation, ICCCA2016, pp. 1568\u20131572. IEEE conference publications (2016)","DOI":"10.1109\/CCAA.2016.7813974"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Kendaganna Swamy, S., Jatti, A., Uma, B.V.: Performance enhancement and area optimization of 3\u00a0\u00d7\u00a03 NOC using random arbiter. In: International Advance Computing Conference (IACC), pp. 11\u201315. IEEE conference publications (2015)","DOI":"10.1109\/IADCC.2015.7154672"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Kendaganna Swamy, S., Jatti, A., Uma B.V.: Random arbiter and platform level design for improving the performance on 4\u00a0\u00d7\u00a04 NOC. In: International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), pp. 978\u2013983. IEEE conference publications (2016)","DOI":"10.1109\/ICEEOT.2016.7754832"},{"key":"38_CR13","doi-asserted-by":"crossref","unstructured":"Zhao, B., Zhang, Y., Yang, J.: A speculative arbiter design to enable high-frequency many-VC router in NOCs. In: Seventh IEEE\/ACM International Symposium on Networks on Chip (NOCS), pp. 1\u20138, April 2013","DOI":"10.1109\/NoCS.2013.6558415"},{"issue":"4","key":"38_CR14","first-page":"975","volume":"115","author":"MM Wanjari","year":"2015","unstructured":"Wanjari, M.M., Agrawal, P., Kshirsagar, R.V.: Design of NOC router architecture using VHDL. Int. J. Comput. Appl. 115(4), 975\u20138887 (2015)","journal-title":"Int. J. Comput. Appl."},{"key":"38_CR15","unstructured":"Dhage, S., Patel, M., Temgire, N., Vaity, P., Parshionikar, S.: Design and FPGA implementation of a high speed UART. Int. J. Sci. Eng. Res. 7(9) (2016). ISSN 2229\u20135518"},{"issue":"1","key":"38_CR16","first-page":"394","volume":"5","author":"AD Dhanadravye","year":"2014","unstructured":"Dhanadravye, A.D., Thorat, S.S.: A review on implementation of UART using different techniques. Int. J. Comput. Sci. Inf. Technol. 5(1), 394\u2013396 (2014)","journal-title":"Int. J. Comput. Sci. Inf. Technol."},{"key":"38_CR17","doi-asserted-by":"crossref","unstructured":"Patel, N., Patel, V.K.: VHDL implementation of UART with status register. In: International Conference on Communication Systems and Network Technologies, pp. 750\u2013754. IEEE Conference Publications (2012)","DOI":"10.1109\/CSNT.2012.164"},{"key":"38_CR18","doi-asserted-by":"crossref","unstructured":"Mahat, N.F.: Design of a 9-bit UART module based on Verilog HDL. In: The Proceedings of 10th IEEE International Conference on Semiconductor Electronics (ICSE), pp. 570\u2013573, 19\u201321 September 2012","DOI":"10.1109\/SMElec.2012.6417210"},{"key":"38_CR19","doi-asserted-by":"crossref","unstructured":"Bhadra, D., Vij, V.S., Stevens, K.S.: A low power UART design based on asynchronous techniques. In: International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 21\u201324. IEEE Conference Publications (2013)","DOI":"10.1109\/MWSCAS.2013.6674575"},{"key":"38_CR20","unstructured":"Roth, Jr., C.H.: Digital System Design using VHDL. The university of Texas, Austin"},{"key":"38_CR21","doi-asserted-by":"crossref","unstructured":"Nanda, U., Pattnaik, S.K.: Universal Asynchronous Receiver and Transmitter (UART). In: International Conference on Advanced Computing and Communication Systems, ICACCS-2016. IEEE Conference Publications, 22\u201323 January 2016","DOI":"10.1109\/ICACCS.2016.7586376"},{"key":"38_CR22","unstructured":"Dahule, S.K., Gaikwad, M.A.: Design and simulation of round robin arbiter for NOC architecture. Int. J. Eng. Adv. Technol. (IJEAT) 1(6) (2012). ISSN 2249 \u2013 8958"},{"key":"38_CR23","doi-asserted-by":"crossref","unstructured":"Thang, H., Nam, P.: Prototyping of a network-on-chip on spartan 3E FPGA. In: 2nd International Conference on Communications and Electronics, ICCE 2008, pp. 24\u201328, June 2008","DOI":"10.1109\/CCE.2008.4578927"}],"container-title":["Communications in Computer and Information Science","Computational Intelligence, Communications, and Business Analytics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-6427-2_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T21:42:42Z","timestamp":1750887762000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-6427-2_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811064265","9789811064272"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-6427-2_38","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}