{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:03Z","timestamp":1725936303170},"publisher-location":"Singapore","reference-count":12,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_1","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"3-14","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Flexible Composite Galois Field $$GF((2^m)^2)$$ Multiplier Designs"],"prefix":"10.1007","author":[{"given":"M.","family":"Mohamed Asan Basiri","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Shukla","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Mohamed Asan Basiri, M., Shukla, S.K.: Hardware optimizations for Crypto Implementations. In: IEEE International Symposium on VLSI Design and Test, pp. 1\u20136, Guwahati (2016)","DOI":"10.1109\/ISVDAT.2016.8064877"},{"issue":"9","key":"1_CR2","doi-asserted-by":"crossref","first-page":"1960","DOI":"10.1109\/TCSI.2008.2010143","volume":"56","author":"H-C Chang","year":"2009","unstructured":"Chang, H.-C., Lin, C.-C., Chang, F.-K., Lee, C.-Y.: A universal VLSI architecture for reedsolomon error-and-erasure decoders. IEEE Trans. Circuits Syst. I Regul. Pap. 56(9), 1960\u20131967 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Fu, S.-Z., Lu, B.-X., Pan, Y.-H., Shen, J.-H., Chen, R.-J.: Architecture design of reconfigurable reed solomon error correction codec. In: IEEE International Conference on Advanced Infocomm Technology, Taiwan, pp. 234\u2013235 (2013)","DOI":"10.1109\/ICAIT.2013.6621568"},{"key":"1_CR4","unstructured":"Song, M.K., Won, H.S., Kong, M.H.: Architecture for decoding adaptive Reed-Solomon codes with varying block length. In: IEEE International Conference on Consumer Electronics, pp. 298\u2013299 (2002)"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Wang, W., Chen, Z., Huang, X.: Accelerating leveled fully homomorphic encryption using GPU. In: IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, pp. 2800\u20132803 (2014)","DOI":"10.1109\/ISCAS.2014.6865755"},{"issue":"3","key":"1_CR6","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1016\/j.vlsi.2005.06.001","volume":"39","author":"N Abu-Khader","year":"2006","unstructured":"Abu-Khader, N., Siy, P.: Systolic Galois field exponentiation in a multiple-valued logic technique. Integr. VLSI J. 39(3), 229\u2013251 (2006)","journal-title":"Integr. VLSI J."},{"issue":"11","key":"1_CR7","doi-asserted-by":"crossref","first-page":"1391","DOI":"10.1109\/TC.2003.1244937","volume":"52","author":"B Sunar","year":"2003","unstructured":"Sunar, B., Savas, E., Koc, C.K.: Constructing composite field representations for efficient conversion. IEEE Trans. Comput. 52(11), 1391\u20131398 (2003)","journal-title":"IEEE Trans. Comput."},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Lv, J., Kalla, P., Enescu, F.: Verification of composite Galois field multipliers over $$GF((2^m)^n)$$ using computer algebra techniques. In: IEEE International High Level Design Validation and Test Workshop (HLDVT), Santa Clara, pp. 136\u2013143 (2011)","DOI":"10.1109\/HLDVT.2011.6113989"},{"key":"1_CR9","unstructured":"Su, J., Lu, Z.: Parallel structure of $$GF(2^{14})$$ and $$GF(2^{16})$$ multipliers based on composite finite fields. In: IEEE International Conference on ASIC, Beijing, pp. 768\u2013771 (2011)"},{"issue":"10","key":"1_CR10","doi-asserted-by":"crossref","first-page":"1024","DOI":"10.1109\/12.805153","volume":"48","author":"C Paar","year":"1999","unstructured":"Paar, C., Fleischmann, P., Soria-Rodriguez, P.: Fast arithmetic for public-key algorithms in Galois fields with composite exponents. IEEE Trans. Comput. 48(10), 1024\u20131034 (1999)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"1_CR11","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1049\/iet-cds.2011.0278","volume":"6","author":"S Pontarelli","year":"2012","unstructured":"Pontarelli, S., Salsano, A.: On the use of Karatsuba formula to detect errors in $$GF((2^n)^2)$$ multipliers. IET Circuits Devices Syst. 6(3), 152\u2013158 (2012)","journal-title":"IET Circuits Devices Syst."},{"key":"1_CR12","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1016\/j.vlsi.2011.07.003","volume":"45","author":"E Casseau","year":"2012","unstructured":"Casseau, E., Le Gal, B.: Design of multi-mode application-specific cores based on high-level synthesis. Integr. VLSI J. 45, 9\u201321 (2012)","journal-title":"Integr. VLSI J."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T06:01:15Z","timestamp":1570514475000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_1","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}