{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T04:02:19Z","timestamp":1751256139900,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_19","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"179-190","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["SFG Based Fault Simulation of Linear Analog Circuits Using Fault Classification and Sensitivity Analysis"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9937-0308","authenticated-orcid":false,"given":"Rahul","family":"Bhattacharya","sequence":"first","affiliation":[]},{"given":"S. H. M.","family":"Ragamai","sequence":"additional","affiliation":[]},{"given":"Subindu","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"19_CR1","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1016\/j.aeue.2017.01.002","volume":"73","author":"D Binu","year":"2017","unstructured":"Binu, D., Kariyappa, B.S.: A survey on fault diagnosis of analog circuits: Taxonomy and state of the art. Int. J. Electron. Commun. (AEU) 73, 68\u201383 (2017). Elsevier","journal-title":"Int. J. Electron. Commun. (AEU)"},{"key":"19_CR2","unstructured":"Sindia, S.: High sensitivity signatures for test and diagnosis of analog, mixed-signal and radio-frequency circuits. Doctoral dissertation (2013)"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Molnar, L., Gontean, A.: Fault simulation methodes. In: Proceedings of the 12th IEEE International Symposium on Electronics and telecommunications (ISETC), pp. 194\u2013197 (2016)","DOI":"10.1109\/ISETC.2016.7781089"},{"key":"19_CR4","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1016\/0167-9260(85)90007-0","volume":"3","author":"M Renovell","year":"1985","unstructured":"Renovell, M., Camborn, G., Auvergne, D.: FSPICE: a tool for fault modeling in MOS circuits. Integr. VLSI J. 3, 245\u2013255 (1985)","journal-title":"Integr. VLSI J."},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Getreu, I.: Behavioral modeling of analog blocks using the SABER simulator. In: Proceedings of the MWCAS, pp. 977\u2013980 (1989)","DOI":"10.1109\/MWSCAS.1989.102017"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Singh, J., Saleh, R.: iMACSIM: a program for multi-level analog circuit simulation. In: Proceedings of the ICCAD, pp. 16\u201319 (1991)","DOI":"10.1109\/ICCAD.1991.185179"},{"key":"19_CR7","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1007\/BF01239077","volume":"4","author":"N Nagi","year":"1993","unstructured":"Nagi, N., Chatterjee, A., Abraham, J.A.: Fault simulation of linear analog circuits. J. Electron. Testing 4, 345\u2013360 (1993). https:\/\/doi.org\/10.1007\/BF01239077","journal-title":"J. Electron. Testing"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Variyam, P.N., Chatterjee, A.: FLYER: fast fault simulation of linear analog circuits using pomnomial waveform and perturbed state representation. In: Proceedings of the 10th IEEE International Conference on VLSI Design, pp. 408\u2013412, January I997","DOI":"10.1109\/ICVD.1997.568166"},{"key":"19_CR9","unstructured":"Sunter, S.: Analog fault simulation challenges and solutions. MENTOR GRAPHICS White Paper. https:\/\/www.mentor.com\/products\/silicon-yield\/resources\/"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Yelten, M.B., Natarajan, S., Xue, B., Goteti, P.: Scalable and efficient analog parametric fault identification. In: 2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, pp. 387\u2013392 (2013)","DOI":"10.1109\/ICCAD.2013.6691147"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Sunter, S.: Experiences with an industrial analog fault simulator and engineering intuition. In: 2015 IEEE 20th International Mixed-Signals Testing Workshop (IMSTW), Paris, pp. 1\u20135 (2015)","DOI":"10.1109\/IMS3TW.2015.7177867"},{"key":"19_CR12","unstructured":"Modeling and Simulation - MATLAB & Simulink \u2013 MathWorks. https:\/\/www.mathworks.com\/discovery\/modeling-and-simulation.html"},{"key":"19_CR13","unstructured":"The Mathworks. Simulink User Guide, 2013b edn. (2013)"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Umer Farooq, M., Xia, L., Azmadi Hussin, F., Saeed Malik, A.: High level fault modeling and fault propagation in analog circuits using NLARX automated model generation technique. In: Proceedings of the 4th IEEE International Conference on Intelligent and Advanced Systems (ICIAS), pp. 846\u2013850 (2012)","DOI":"10.1109\/ICIAS.2012.6306132"},{"key":"19_CR15","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1002\/cta.2323","volume":"45","author":"R Bhattacharya","year":"2017","unstructured":"Bhattacharya, R., Kumar, S., Biswas, S.: Resource optimization for emulation of behavioral models of mixed signal circuits on FPGA: A case study of DC-DC buck converter. Int. J. Circuit Theory Appl. 45, 1701\u20131741 (2017). Wiley https:\/\/doi.org\/10.1002\/cta.2323","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"3","key":"19_CR16","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1023\/A:1008349817903","volume":"14","author":"R Ramadoss","year":"1999","unstructured":"Ramadoss, R., Bushnell, M.L.: Test generation for mixed signal devices using signal flow graph. J. Electron. Testing: Theory Appl. 14(3), 189\u2013205 (1999)","journal-title":"J. Electron. Testing: Theory Appl."},{"key":"19_CR17","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1007\/BF00713981","volume":"10","author":"N Nagi","year":"1996","unstructured":"Nagi, N., Abraham, J.A.: Hierarchical fault modeling for linear analog circuits. J. Analog Integr. Circuits Signal Process. 10, 89 (1996). https:\/\/doi.org\/10.1007\/BF00713981","journal-title":"J. Analog Integr. Circuits Signal Process."},{"key":"19_CR18","volume-title":"Analog Design and Simulation using OrCAD Capture and PSpice","author":"D Fitzpatrick","year":"2012","unstructured":"Fitzpatrick, D.: Analog Design and Simulation using OrCAD Capture and PSpice. Elsevier, Amsterdam (2012)"},{"key":"19_CR19","unstructured":"PSPICE Advanced analysis user\u2019s guide. www.ee.bgu.ac.il\/~spice\/Additional\/pspaugca.pdf"},{"key":"19_CR20","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1016\/S0898-1221(00)00175-9","volume":"40","author":"R Ashino","year":"2000","unstructured":"Ashino, R., Nagase, M., Vaillancourt, R.: Behind and beyond the MATLAB ODE suite. Int. J. Comput. Math. Appl. 40, 491\u2013512 (2000)","journal-title":"Int. J. Comput. Math. Appl."},{"key":"19_CR21","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TCT.1971.1083355","volume":"18","author":"AL Rosenblum","year":"1971","unstructured":"Rosenblum, A.L., Ghausi, M.S.: Multiparameter sensitivity in active RC networks. IEEE Trans. Circuit Theory 18, 592\u2013599 (1971)","journal-title":"IEEE Trans. Circuit Theory"},{"key":"19_CR22","unstructured":"Mandache, L., Iordache, M., Dumitriu, L.: Sensitivity and tolerance analysis in analog circuits using symbolic methods. In: Proceedings of the 10th IEEE International Conference on Development and Application Systems, Suceava, Romania, pp. 230\u2013235, 27\u201329 May 2010"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T03:09:50Z","timestamp":1751166590000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_19","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}