{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:13Z","timestamp":1725936313012},"publisher-location":"Singapore","reference-count":11,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_21","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"205-216","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Multi-mode Toggle Random Access Scan to Minimize Test Application Time"],"prefix":"10.1007","author":[{"given":"Anshu","family":"Goel","sequence":"first","affiliation":[]},{"given":"Rohini","family":"Gulve","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Adiga, R., Arpit, G., Singh, V., Saluja, K.K., Fujiwara, H., Singh, A.D.: On minimization of test application time for RAS. In: 2010 23rd International Conference on VLSI Design, pp. 393\u2013398. IEEE (2010)","DOI":"10.1109\/VLSI.Design.2010.61"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Adiga, R., Arpit, G., Singh, V., Saluja, K.K., Singh, A.D.: Modified T-Flip-Flop based scan cell for RAS. In: 15th IEEE European Test Symposium, pp. 113\u2013118. IEEE (2010)","DOI":"10.1109\/ETSYM.2010.5512773"},{"issue":"2","key":"21_CR3","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.2032","volume":"5","author":"VD Agrawal","year":"1988","unstructured":"Agrawal, V.D., Cheng, K.T., Johnson, D.D., Lin, T.S.: Designing circuits with partial scan. IEEE Design Test Comput. 5(2), 8\u201315 (1988)","journal-title":"IEEE Design Test Comput."},{"key":"21_CR4","unstructured":"Ando, H.: Testing VLSI with random access scan. In: Digest of the Computer Society International Conference(COMPCON), pp. 50\u201352 (1980)"},{"key":"21_CR5","unstructured":"Baik, D.H., Saluja, K.K.: Progressive random access scan: a simultaneous solution to test power, test data volume and test time. In: IEEE International Conference on Test, 10 pp. IEEE (2005)"},{"key":"21_CR6","unstructured":"Baik, D.H., Saluja, K.K., Kajihara, S.: Random access scan: a solution to test power, test data volume and test time. In: 17th International Conference on VLSI Design, Proceedings, pp. 883\u2013888. IEEE (2004)"},{"key":"21_CR7","volume-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","author":"ML Bushnell","year":"2000","unstructured":"Bushnell, M.L., Agrawal, V.D.: Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic Publishers, Boston (2000)"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Hu, Y., Fu, X., Fan, X., Fujiwara, H.: Localized random access scan: towards low area and routing overhead. In: Proceedings of the 2008 Asia and South Pacific Design Automation Conference, pp. 565\u2013570. IEEE Computer Society Press (2008)","DOI":"10.1109\/ASPDAC.2008.4484016"},{"key":"21_CR9","unstructured":"Mudlapur, A.S., Agrawal, V.D., Singh, A.D.: A novel random access scan flip-flop design. In: Proceedings of 9th VLSI Design and Test Symposium, vol. 226 (2005)"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Mudlapur, A.S., Agrawal, V.D., Singh, A.D.: A random access scans architecture to reduce hardware overhead. In: IEEE International Conference on Test, 9 pp. IEEE (2005)","DOI":"10.1109\/TEST.2005.1583993"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Yao, C., Saluja, K.K., Sinkar, A.A.: WOR-BIST: a complete test solution for designs meeting power, area and performance requirements. In: 2009 22nd International Conference on VLSI Design, pp. 479\u2013484. IEEE (2009)","DOI":"10.1109\/VLSI.Design.2009.74"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:25:05Z","timestamp":1513776305000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_21","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}