{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:13Z","timestamp":1725936313901},"publisher-location":"Singapore","reference-count":12,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_22","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"217-224","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Performance Analysis of Disability Based Fault Tolerance Techniques for Permanent Faults in Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Avishek","family":"Choudhury","sequence":"first","affiliation":[]},{"given":"Biplab K.","family":"Sikdar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"1","key":"22_CR1","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MCD.2005.1388765","volume":"21","author":"T Skotnicki","year":"2005","unstructured":"Skotnicki, T., Hutchby, J., King, T.-J., Wong, H.-S., Boeuf, F.: The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance. IEEE Circuits and Devices Mag. 21(1), 16\u201326 (2005)","journal-title":"IEEE Circuits and Devices Mag."},{"issue":"2","key":"22_CR2","doi-asserted-by":"crossref","first-page":"32:1","DOI":"10.1145\/2629566","volume":"14","author":"A Banaiyanmofrad","year":"2015","unstructured":"Banaiyanmofrad, A., Homayoun, H., Dutt, N.: Using a flexible fault-tolerant cache to improve reliability for ultra low voltage operation. ACM Trans. Embed. Comput. Syst. 14(2), 32:1\u201332:24 (2015)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Ghasemi, H.R., et al.: Low-voltage on-chip cache architecture using heterogeneous cell sizes for multi-core processors. In: IEEE International Symposium on High-Performance Computer Architecture, pp. 38\u201349, February 2011","DOI":"10.1109\/HPCA.2011.5749715"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Ozdemir, S., et al.: Yield-aware cache architectures. In: Proceedings of International Symposium on Microarchitecture (2006)","DOI":"10.1109\/MICRO.2006.52"},{"issue":"3","key":"22_CR5","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/12.210168","volume":"42","author":"F Pour","year":"1993","unstructured":"Pour, F., Hill, M.D.: Performance implications of tolerating cache faults. Trans. Comput. 42(3), 257\u2013267 (1993)","journal-title":"Trans. Comput."},{"issue":"4","key":"22_CR6","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1109\/12.21141","volume":"38","author":"G Sohi","year":"1989","unstructured":"Sohi, G.: Cache memory organization to enhance the yield of high-performance VLSI processors. Trans. Comput. 38(4), 484\u2013492 (1989)","journal-title":"Trans. Comput."},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Ansari, A., et al.: Enabling ultra low voltage system operation by tolerating on-chip cache failures. In: Proceedings of International Symposium on Low Power Electronics and Design (2009)","DOI":"10.1145\/1594233.1594309"},{"key":"22_CR8","unstructured":"Vergos, H.T., Nikolos, D.: Performance recovery in direct-mapped faulty caches via the use of a very smallfully associative spare cache. In: Proceedings of International Computer Performance and Dependability Symposium (1995)"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Ladas, N., Sazeides, Y., Desmet, V.: Performance-effective operation below Vcc-min. In: Proceedings of International Symposium on Performance Analysis of Systems & Software (2010)","DOI":"10.1109\/ISPASS.2010.5452017"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"BanaiyanMofrad, A., et al.: REMEDIATE: a scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs. In: Proceedings of IGCC (2013)","DOI":"10.1109\/IGCC.2013.6604500"},{"issue":"6","key":"22_CR11","first-page":"49","volume":"23","author":"D Chaiken","year":"1990","unstructured":"Chaiken, D., Fields, C., Kurihara, K., Agarwal, A.: Directory-based cache coherence in large-scale multiprocessors. Trans. Comput. 23(6), 49\u201358 (1990)","journal-title":"Trans. Comput."},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Sazeides, Y., Cebrian, J.M., Garcia, J.M., Arago J.L.: Modeling the impact of permanent faults in caches. ACM Trans. Archit. Code Optim. 10(4) (2013). Article 29","DOI":"10.1145\/2541228.2541236"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:02:06Z","timestamp":1570528926000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_22","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}