{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:13Z","timestamp":1725936313817},"publisher-location":"Singapore","reference-count":11,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_23","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"227-238","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Sequential Circuit Design Using Work-Function Engineered FinFETs"],"prefix":"10.1007","author":[{"given":"Ashish","family":"Soni","sequence":"first","affiliation":[]},{"given":"Abhijit","family":"Umap","sequence":"additional","affiliation":[]},{"given":"Nihar R.","family":"Mohapatra","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"volume-title":"FinFETs and other Multi-gate Transistors","year":"2008","key":"23_CR1","unstructured":"Colinge, J.-P. (ed.): FinFETs and other Multi-gate Transistors. Springer, New York (2008)"},{"issue":"12","key":"23_CR2","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1109\/16.887014","volume":"47","author":"D Hisamoto","year":"2000","unstructured":"Hisamoto, D., et al.: FinFET a self-aligned double gate MOSFET scalable to 20 nm. IEEE Trans. Electron Devices 47(12), 2320\u20132325 (2000)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"4","key":"23_CR3","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/4.753687","volume":"34","author":"V Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobdzija, V.G.: Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE J. Solid-State Circuits 34(4), 536\u2013548 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Muttreja, A., Agarwal, N., Jha, N.K.: CMOS logic design with independent-gate FinFETs. In: 2007 25th International Conference on Computer Design, ICCD 2007. IEEE (2007)","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Hu, C.: 3D FinFET and other sub-22nm transistors. In: 2012 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA). IEEE (2012)","DOI":"10.1109\/IPFA.2012.6306337"},{"issue":"11","key":"23_CR6","doi-asserted-by":"crossref","first-page":"1448","DOI":"10.1109\/JSSC.2002.803943","volume":"37","author":"SD Naffziger","year":"2002","unstructured":"Naffziger, S.D., et al.: The implementation of the Itanium 2 microprocessor. IEEE J. Solid-State Circuits 37(11), 1448\u20131460 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Klass, F.: Semi-dynamic and dynamic flip-flops with embedded logic. In: 1998 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 108\u2013109. IEEE (1998)","DOI":"10.1109\/VLSIC.1998.688018"},{"issue":"5","key":"23_CR8","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/4.760383","volume":"34","author":"F Klass","year":"1999","unstructured":"Klass, F., et al.: A new family of semi-dynamic and dynamic flip-flops with embedded logic for high-performance processors. IEEE J. Solid-State Circuits 34(5), 712\u2013716 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"23_CR9","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MDT.2011.24","volume":"28","author":"Y Shin","year":"2011","unstructured":"Shin, Y., Paik, S.: Pulsed-latch circuits: a new dimension in ASIC design. IEEE Des. Test Comput. 28(6), 50\u201357 (2011)","journal-title":"IEEE Des. Test Comput."},{"issue":"6","key":"23_CR10","doi-asserted-by":"crossref","first-page":"1564","DOI":"10.1109\/TCSI.2015.2418837","volume":"62","author":"B-D Yang","year":"2015","unstructured":"Yang, B.-D.: Low-power and area-efficient shift register using pulsed latches. IEEE Trans. Circuits Syst. I Regul. Pap. 62(6), 1564\u20131571 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"23_CR11","unstructured":"Sentaurus Device User Guide: Synopsis Inc. Mountain View, CA, USA (2012)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:02:07Z","timestamp":1570528927000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_23","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}