{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:14Z","timestamp":1725936314165},"publisher-location":"Singapore","reference-count":8,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_24","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"239-248","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance"],"prefix":"10.1007","author":[{"given":"Satish","family":"Maheshwaram","sequence":"first","affiliation":[]},{"given":"Om","family":"Prakash","sequence":"additional","affiliation":[]},{"given":"Mohit","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[]},{"given":"Sanjeev","family":"Manhas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"3","key":"24_CR1","doi-asserted-by":"crossref","first-page":"966","DOI":"10.1109\/TED.2016.2520096","volume":"63","author":"E Goel","year":"2016","unstructured":"Goel, E., Kumar, S., Singh, K., Singh, B., Kumar, M., Jit, S.: 2-D analytical modeling of threshold voltage for graded-channel dual-material double-gate MOSFETs. IEEE Trans. Electron Devices 63(3), 966\u2013973 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Sharma, M., Maheshwaram, S., Prakash, O., Bulusu, A., Saxena, A.K., Manhas, S.K.: Compact model for vertical silicon nanowire based device simulation and circuit design. In: ISOCC, pp. 107\u2013108 (2015)","DOI":"10.1109\/ISOCC.2015.7401675"},{"issue":"9","key":"24_CR3","doi-asserted-by":"crossref","first-page":"2943","DOI":"10.1109\/TED.2013.2272651","volume":"60","author":"S Maheshwaram","year":"2013","unstructured":"Maheshwaram, S., Manhas, S.K., Kaushal, G., Anand, B., Singh, N.: Vertical nanowire CMOS parasitic modeling and its performance analysis. IEEE Trans. Electron Devices 60(9), 2943\u20132950 (2013)","journal-title":"IEEE Trans. Electron Devices"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Xie, Q., Lin, X., Wang, Y., Dousti, M.J., Shafaei, A., Ghasemi-Gol, M., Pedram, M.: 5\u00a0nm FinFET standard cell library optimization and circuit synthesis in near-and super-threshold voltage regimes. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, ISVLSI, pp. 424\u2013429 (2014)","DOI":"10.1109\/ISVLSI.2014.101"},{"issue":"8","key":"24_CR5","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/TCSII.2015.2391632","volume":"62","author":"Q Xie","year":"2015","unstructured":"Xie, Q., Lin, X., Wang, Y., Chen, S., Dousti, M.J., Pedram, M.: Performance comparisons between 7-nm FinFET and conventional bulk CMOS standard cell libraries. IEEE Trans. Circuits Syst. II Express Briefs 62(8), 761\u2013765 (2015)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Prakash, O., Sharma, M., Bulusu, A.: Lateral silicon nanowire based standard cell design for higher performance. In: APCCAS, vol. 2, pp. 135\u2013138 (2016)","DOI":"10.1109\/APCCAS.2016.7803915"},{"key":"24_CR7","unstructured":"16\u00a0nm PTM-MG. http:\/\/ptm.asu.edu\/"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Cui, T., Xie, Q., Wang, Y., Nazarian, S., Pedram, M.: 7\u00a0nm FinFET standard cell layout characterization and power density prediction in near- and super-threshold voltage regimes. In: 2014 International Green Computing Conference IGCC (2015)","DOI":"10.1109\/IGCC.2014.7039170"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:02:11Z","timestamp":1570528931000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_24","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}