{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:17Z","timestamp":1725936317984},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_26","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"259-269","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Characteristics of Steep Slope Tunnel Transistors Towards Energy Efficient and Reliable Buffer Designs for IoT SoCs"],"prefix":"10.1007","author":[{"given":"Japa","family":"Aditya","sequence":"first","affiliation":[]},{"given":"Vallabhaneni","family":"Harshita","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Vaddi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"5","key":"26_CR1","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/JEDS.2016.2545978","volume":"4","author":"S Cristoloveanu","year":"2016","unstructured":"Cristoloveanu, S., Wan, J., Zaslavsky, A.: A review of sharp-switching devices for ultra-low power applications. IEEE J. Electron Devices Soc. 4(5), 215\u2013226 (2016)","journal-title":"IEEE J. Electron Devices Soc."},{"issue":"12","key":"26_CR2","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/TCSI.2016.2614698","volume":"63","author":"R Pandey","year":"2016","unstructured":"Pandey, R., Mookerjea, S., Datta, S.: Opportunities and challenges of tunnel FETs. IEEE Trans. Circuits Syst.-I 63(12), 2128\u20132138 (2016)","journal-title":"IEEE Trans. Circuits Syst.-I"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Morris, D.H., Vaidyanathan, K., Avci, U.E., Liu, H., Karnik, T., Young, I.A.: Enabling high-performance heterogeneous TFET\/CMOS logic with novel circuits using TFET unidirectionality and low-VDD operation In: IEEE Symposium on VLSI Technology, pp. 1\u20132, June 2016","DOI":"10.1109\/VLSIT.2016.7573442"},{"issue":"12","key":"26_CR4","doi-asserted-by":"crossref","first-page":"5012","DOI":"10.1109\/TED.2016.2616891","volume":"63","author":"J Nunez","year":"2016","unstructured":"Nunez, J., Avedillo, M.: Comparative analysis of projected tunnel and CMOS transistors for different logic application areas. IEEE Trans. Electron Devices 63(12), 5012\u20135020 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Kaushal, G., Subramanyam, K., Rao, S.N., Vidya, G., Ramya, R., Shaik, S., Vaddi, R.: Design and performance benchmarking of steep-slope tunnel transistors for low voltage digital and analog circuits enabling self-powered SoCs In: IEEE International Conference on SoC Design (ISOCC), pp. 32\u201333, November 2014","DOI":"10.1109\/ISOCC.2014.7087570"},{"issue":"8","key":"26_CR6","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1049\/el.2016.0225","volume":"52","author":"WY Choi","year":"2016","unstructured":"Choi, W.Y.: Miller effect suppression of tunnel field-effect transistors (TFETs) using capacitor neutralization. IET Electron. Lett. 52(8), 659\u2013661 (2016)","journal-title":"IET Electron. Lett."},{"issue":"6","key":"26_CR7","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1109\/JEDS.2014.2327626","volume":"2","author":"D Abdi","year":"2014","unstructured":"Abdi, D., Kumar, M.J.: Controlling ambipolar current in tunneling FETs using overlapping gate-on-drain. IEEE J. Electron Devices Soc. 2(6), 187\u2013190 (2014)","journal-title":"IEEE J. Electron Devices Soc."},{"issue":"11","key":"26_CR8","doi-asserted-by":"crossref","first-page":"3882","DOI":"10.1109\/TED.2015.2478955","volume":"62","author":"S Sahay","year":"2015","unstructured":"Sahay, S., Kumar, M.J.: Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using hetero dielectric BOX. IEEE Trans. Electron Devices 62(11), 3882\u20133886 (2015)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"4","key":"26_CR9","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/TED.2011.2109002","volume":"58","author":"A Pal","year":"2011","unstructured":"Pal, A., Sachid, A., Gossner, H., Rao, V.R.: Insights into the design and optimization of tunnel-FET devices and circuits. IEEE Trans. Electron Devices 58(4), 1045\u20131053 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"Subramanyam, K., Shaik, S., Vaddi, R.: Tunnel FET based low voltage static vs dynamic logic families for energy efficiency. In: IEEE International Symposium on VLSI Design and Test, pp. 1\u20132, August 2014","DOI":"10.1109\/ISVDAT.2014.6881042"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"Shaik, S., Krishna, K.S.R., Vaddi, R.: Circuit and architectural co-design for reliable adder cells with steep slope tunnel transistors for energy efficient computing. In IEEE International Conference on VLSI Design and Embedded Systems (VLSID), pp. 306\u2013311, January 2016","DOI":"10.1109\/VLSID.2016.100"},{"issue":"3","key":"26_CR12","doi-asserted-by":"crossref","first-page":"988","DOI":"10.1109\/TVLSI.2016.2617203","volume":"25","author":"D Cavalheiro","year":"2017","unstructured":"Cavalheiro, D., Moll, F., Valtchev, S.: Insights into tunnel FET-based charge pumps and rectifiers for energy harvesting applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(3), 988\u2013997 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"26_CR13","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/TCSI.2014.2342371","volume":"62","author":"B Sedighi","year":"2015","unstructured":"Sedighi, B., HU, X.S., Liu, H., Nahas, J., Niemier, M.: Analog circuit design using tunnel-FETs. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 39\u201348 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"26_CR14","unstructured":"Liu, H., Vaddi, R., Narayanan, V., Datta, S.: Power rectifier using tunneling field effect transistor, U.S. Patent, 12 July 2016"},{"key":"26_CR15","unstructured":"Penn State University: Verilog-A Models for Heterojunction Tunnel FETs. http:\/\/www.ndcl.ee.psu.edu\/downloads.asp"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Vallabhaneni, H., Japa, A., Shaik, S., Krishna, K.S.R., Vaddi R.: Designing energy efficient logic gates with hetero junction tunnel FETs at 20\u00a0nm. In: IEEE Transaction on Electron Devices sponsored Device, Circuit, System Conference, India, pp. 1\u20135 (2014)","DOI":"10.1109\/ICDCSyst.2014.6926177"},{"issue":"4","key":"26_CR17","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/JETCAS.2014.2361068","volume":"4","author":"H Liu","year":"2014","unstructured":"Liu, H., Li, X., Vaddi, R., Ma, K., Datta, S., Narayanan, V.: Tunnel FET RF rectifier design for energy harvesting applications. IEEE J. Emerg. Sel. Top. Circuits Syst. 4(4), 400\u2013411 (2014)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"issue":"6","key":"26_CR18","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1049\/iet-cds.2016.0262","volume":"10","author":"A Japa","year":"2016","unstructured":"Japa, A., Vallabhaneni, H., Vaddi, R.: Reliability enhancement of a steep slope tunnel transistor based ring oscillator designs with circuit interaction. IET Circuits Devices Syst. 10(6), 522\u2013527 (2016)","journal-title":"IET Circuits Devices Syst."},{"key":"26_CR19","doi-asserted-by":"crossref","unstructured":"Kim, S.H., Jacobson, Z., Patel, P., Hu, C., Liu, T.-J.K.: Tunnel FET based pass-transistor logic for ultra-low power applications. In: 2011 IEEE Device Research Conference (DRC), pp. 133\u2013134, June 2011","DOI":"10.1109\/DRC.2011.5994452"},{"key":"26_CR20","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"JM Rabaey","year":"2002","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits: A Design Perspective, 2nd edn. Prentice Hall, Upper Saddle River (2002)","edition":"2"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:02:24Z","timestamp":1570528944000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_26","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}