{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:23:43Z","timestamp":1761578623231},"publisher-location":"Singapore","reference-count":9,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_28","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"279-286","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Investigation of TCADs Models for\u00a0Characterization of Sub 16 nm In $$_{0.53}$$ Ga $$_{0.47}$$ As FinFET"],"prefix":"10.1007","author":[{"given":"J.","family":"Pathak","sequence":"first","affiliation":[]},{"given":"A.","family":"Darji","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"9","key":"28_CR1","doi-asserted-by":"crossref","first-page":"2297","DOI":"10.1109\/TED.2008.927658","volume":"55","author":"K Kalna","year":"2008","unstructured":"Kalna, K., Seoane, N.: Benchmarking of scaled InGaAs implant-free nano MOSFETs. IEEE Trans. Electron Devices 55(9), 2297 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"28_CR2","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1109\/LED.2015.2514080","volume":"37","author":"V Djara","year":"2016","unstructured":"Djara, V., Deshpande, V., Sousa, M., Caimi, D., Czornomaz, L., Fompeyrine, J.: CMOS-compatible replacement metal gate InGaAs-OI FinFET with ION= 156 \n            $$\\upmu $$\n          A\/\n            $$\\upmu $$\n          m at VDD=0.5 V and IOFF=100 nA\/\n            $$\\upmu $$\n          m. IEEE Electron Device Lett. 37(2), 169 (2016)","journal-title":"IEEE Electron Device Lett."},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Sachid, A.B., Francis, R., Baghini, M.S., Sharma, D.K., Bach, K.H., Mahnkopf, R., Rao, V.R.: Sub-20 nm gate length FinFET design: can high-k spacers make a difference? In: Proceedings IEEE IEDM, pp. 1\u20134. IEEE (2008)","DOI":"10.1109\/IEDM.2008.4796790"},{"issue":"6","key":"28_CR4","doi-asserted-by":"crossref","first-page":"2313","DOI":"10.1109\/TED.2016.2548518","volume":"63","author":"S Tewari","year":"2016","unstructured":"Tewari, S., Biswas, A., Mallik, A.: Impact of a spacer layer on the analog performance of asymmetric InP\/InGaAs nMOSFETs. IEEE Trans. Electron Devices 63(6), 2313 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"28_CR5","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/TED.2012.2226724","volume":"60","author":"K Koley","year":"2013","unstructured":"Koley, K., Dutta, A., Syamal, B., Saha, S.K., Sarkar, C.K.: Subthreshold analog\/RF performance enhancement of underlap DG FETs with high-k spacer for low power applications. IEEE Trans. Electron Devices 60(1), 63 (2013)","journal-title":"IEEE Trans. Electron Devices"},{"key":"28_CR6","unstructured":"ITRS. International Technology Roadmap for Semiconductors. \nhttp:\/\/www.itrs.net\/Links\/2009ITRS\/Home2013.htm\/\n\n (2013)"},{"issue":"11","key":"28_CR7","doi-asserted-by":"crossref","first-page":"1164","DOI":"10.1109\/43.9186","volume":"7","author":"C Lombardi","year":"1988","unstructured":"Lombardi, C., Manzini, S., Saporito, A., Vanzi, M.: A physically based mobility model for numerical simulation of nonplanar devices. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 7(11), 1164 (1988)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst."},{"key":"28_CR8","unstructured":"Synopsys Inc, Mountain View, CA 2016 (2016)"},{"issue":"1","key":"28_CR9","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1016\/j.microrel.2012.09.015","volume":"53","author":"A Ortiz-Conde","year":"2013","unstructured":"Ortiz-Conde, A., Garc\u00eda-S\u00e1nchez, F.J., Muci, J., Barrios, A.T., Liou, J.J., Ho, C.S.: Revisiting MOSFET threshold voltage extraction methods. Microelectron. Reliab. 53(1), 90 (2013)","journal-title":"Microelectron. Reliab."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:27:51Z","timestamp":1513794471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_28","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}