{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:20Z","timestamp":1725936320836},"publisher-location":"Singapore","reference-count":9,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_31","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"313-323","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance-Enhanced $$d^2$$ -LBDR for 2D Mesh Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Anugrah","family":"Jain","sequence":"first","affiliation":[]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[]},{"given":"Meenakshi","family":"Tripathi","sequence":"additional","affiliation":[]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[]},{"given":"Rimpy","family":"Bishnoi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"31_CR1","volume-title":"Principles and Practices of Interconnection Networks","author":"W Dally","year":"2003","unstructured":"Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"Fick, D., DeOrio, A., Hu, J., Bertacco, V., Blaauw, D., Sylvester, D.: Vicis: a reliable network for unreliable silicon. In: Proceedings of the 46th Annual Design Automation Conference, pp. 812\u2013817. ACM (2009)","DOI":"10.1145\/1629911.1630119"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"Mejia, A., Flich, J., Duato, J., Reinemo, S.-A., Skeie, T.: Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and tori. In: Proceedings of the 20th International Conference on Parallel and Distributed Processing, IPDPS 2006, Washington, DC, USA, pp. 105\u2013105. IEEE Computer Society (2006)","DOI":"10.1109\/IPDPS.2006.1639341"},{"issue":"8","key":"31_CR4","doi-asserted-by":"crossref","first-page":"1318","DOI":"10.1109\/49.105178","volume":"9","author":"MD Schroeder","year":"2006","unstructured":"Schroeder, M.D., Birrell, A.D., Burrows, M., Murray, H., Needham, R.M., Rodeheffer, T.L., Satterthwaite, E.H., Thacker, C.P.: Autonet: a high-speed, self-configuring local area network using point-to-point links. IEEE J. Sel. A. Commun. 9(8), 1318\u20131335 (2006)","journal-title":"IEEE J. Sel. A. Commun."},{"issue":"1","key":"31_CR5","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/L-CA.2007.16","volume":"7","author":"J Flich","year":"2008","unstructured":"Flich, J., Duato, J.: Logic-based distributed routing for NoCs. IEEE Comput. Archit. Lett. 7(1), 13\u201316 (2008)","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"4","key":"31_CR6","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1109\/TCAD.2011.2119150","volume":"30","author":"S Rodrigo","year":"2011","unstructured":"Rodrigo, S., Flich, J., Roca, A., Medardoni, S., Bertozzi, D., Camacho, J., Silla, F., Duato, J.: Cost-efficient on-chip routing implementations for CMP and MPSoC systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 534\u2013547 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Bishnoi, R., Laxmi, V., Gaur, M.S., Flich, J.: $$d^2$$ -LBDR: distance-driven routing to handle permanent failures in 2D mesh NoCs. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, pp. 800\u2013805. EDA Consortium (2015)","DOI":"10.7873\/DATE.2015.0477"},{"issue":"4","key":"31_CR8","first-page":"106","volume":"12","author":"A Ghiribaldi","year":"2013","unstructured":"Ghiribaldi, A., Ludovici, D., Trivi\u00f1o, F., Strano, A., Flich, J., S\u00e1nchez, J.L., Alfaro, F., Favalli, M., Bertozzi, D.: A complete self-testing and self-configuring NoC infrastructure for cost-effective MPSoCs. ACM Trans. Embed. Comput. Syst. (TECS) 12(4), 106 (2013)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Peh, L.-S, Jha, N.K.: Garnet: a detailed interconnect model inside a full-system simulation framework (2008)","DOI":"10.1109\/ISPASS.2009.4919636"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T06:02:27Z","timestamp":1570514547000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_31","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}