{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T04:02:21Z","timestamp":1751256141003,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_36","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"365-375","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Modeling and Analysis of Transient Heat for 3D IC"],"prefix":"10.1007","author":[{"given":"Subhajit","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"Surajit Kr.","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Chandan","family":"Giri","sequence":"additional","affiliation":[]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"36_CR1","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1147\/rd.504.0491","volume":"50","author":"AW Topol","year":"2006","unstructured":"Topol, A.W., et al.: Three-dimensional integrated circuits. IBM J. Res. Dev. 50, 494\u2013506 (2006)","journal-title":"IBM J. Res. Dev."},{"issue":"5","key":"36_CR2","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602\u2013633 (2001)","journal-title":"Proc. IEEE"},{"key":"36_CR3","unstructured":"List, S., Webb, C., Kim, S.: 3D wafer stacking technology. In: Proceedings of Advanced Metallization Conference, pp. 29\u201336 (2002)"},{"issue":"6","key":"36_CR4","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/JPROC.2006.873612","volume":"94","author":"RS Patti","year":"2006","unstructured":"Patti, R.S.: Three-dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94(6), 1214\u20131224 (2006)","journal-title":"Proc. IEEE"},{"key":"36_CR5","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1016\/j.vlsi.2010.06.002","volume":"43","author":"JL Ayala","year":"2010","unstructured":"Ayala, J.L., Sridhar, A., Cuesta, D.: Thermal modeling and analysis of 3D multi-processor chips. Integr. VLSI J. 43, 327\u2013341 (2010)","journal-title":"Integr. VLSI J."},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.P.: Interconnect characteristics of 2.5-D system integration scheme. In: Proceedings of International Symposium on Physical Design, pp. 171\u2013175 (2001)","DOI":"10.1145\/369691.369763"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Deng, Y.S., Maly, W.: 2.5D system integration: a design driven system implementation schema. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 450\u2013455 (2004)","DOI":"10.1109\/ASPDAC.2004.1337617"},{"key":"36_CR8","unstructured":"Nelson, D.W., et al.: A 3D interconnect methodology applied to iA32-class architectures for performance improvement through RC mitigation. In: Proceedings of the International VLSI Multilevel Interconnection Conference, pp. 453\u2013464 (2004)"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Jain, A., Jones, R.E., Chatterjee, R., Pozder, S., Huang, Z.: Thermal modeling and design of 3D integrated circuits. In: Intersociety Conference on Thermal and Thermo-Mechanical Phenomena in Electronic Systems, Orlando, pp. 1139\u20131145 (2008)","DOI":"10.1109\/ITHERM.2008.4544389"},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"Kleiner, M.B., Kuhn, S.A., Ramm, P., Weber, W.: Thermal analysis of vertically integrated circuits. In: IEDM Technical Digest, pp. 487\u2013490 (1995)","DOI":"10.1109\/IEDM.1995.499244"},{"key":"36_CR11","unstructured":"Im, S., Banerjee, K.: Full chip thermal analysis of planer (2-D) and vertically integrated (3-D) high performance ICs. In: Electron Devices Meeting IEDM Technical Digest. International, pp. 727\u2013730 (2000)"},{"key":"36_CR12","doi-asserted-by":"crossref","unstructured":"Skadron, K., Stan, M.R., Huang, W., Velusamy, S., Sankaranarayanan, K., Tarjan, D.: Temperature-aware microarchitecture. In: International Symposium on Computer Architecture, pp. 2\u201313 (2003)","DOI":"10.1145\/859618.859620"},{"key":"36_CR13","doi-asserted-by":"crossref","unstructured":"Qian, H., Liang, H., Chang, C., Zhang, W., Yu, H.: Thermal simulator of 3D-IC with modeling of anisotropic TSV conductance and microchannel entrance effects. In: Asia and South Pacific Design Automation Conference, pp. 485\u2013490 (2013)","DOI":"10.1109\/ASPDAC.2013.6509643"},{"key":"36_CR14","doi-asserted-by":"crossref","unstructured":"Cong, J., Zhang, Y.: Thermal via planning for 3-D ICs. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design, pp. 745\u2013752 (2005)","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Goplen, B., Sapatnekar, S.: Thermal via placement in 3D ICs. In: Proceedings of International Symposium on Physical Design, pp. 167\u2013174 (2005)","DOI":"10.1145\/1055137.1055171"},{"key":"36_CR16","doi-asserted-by":"crossref","unstructured":"Aghaee, N., Peng, Z., Eles, P.: Temperature-gradient based test scheduling for 3D stacked ICs. In: IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 405\u2013408 (2013)","DOI":"10.1109\/ICECS.2013.6815440"},{"key":"36_CR17","doi-asserted-by":"crossref","unstructured":"Xiang, D., Liu, G., Chakrabarty, K., Fujiwara, H.: Thermal-aware test scheduling for NOC-based 3D integrated circuits. In: IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 96\u2013101 (2013)","DOI":"10.1109\/VLSI-SoC.2013.6673257"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T03:09:56Z","timestamp":1751166596000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_36","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}