{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:25Z","timestamp":1725936325276},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_39","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"398-405","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Low Write Energy STT-MRAM Cell Using 2T- Hybrid Tunnel FETs Exploiting the Steep Slope and Ambipolar Characteristics"],"prefix":"10.1007","author":[{"given":"Y.","family":"Sudha Vani","sequence":"first","affiliation":[]},{"given":"N.","family":"Usha Rani","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Vaddi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"12","key":"39_CR1","doi-asserted-by":"crossref","first-page":"2155","DOI":"10.1109\/JPROC.2010.2064150","volume":"98","author":"SA Wolf","year":"2010","unstructured":"Wolf, S.A., Lu, J., Stan, M.R., Chen, E., Treger, D.M.: The promise of nano magnetics and spintronics for future logic and universal memory. Proc. IEEE 98(12), 2155\u20132168 (2010)","journal-title":"Proc. IEEE"},{"issue":"6","key":"39_CR2","doi-asserted-by":"crossref","first-page":"1769","DOI":"10.1109\/TED.2015.2412960","volume":"62","author":"W Kang","year":"2015","unstructured":"Kang, W., Zhang, L., Klein, J.O., Zhang, Y., Ravelosona, D., Zhao, W.: Reconfigurable codesign of STT-MRAM under process variations in deeply scaled technology. IEEE Trans. Electron Devices 62(6), 1769\u20131777 (2015)","journal-title":"IEEE Trans. Electron Devices"},{"key":"39_CR3","doi-asserted-by":"crossref","unstructured":"Shafaei, A., Wang, Y., Pedram, M.: Low write-energy STT-MRAMs using FinFET-based access transistors. In: 32nd IEEE International Conference on Computer Design (ICCD), pp. 374\u2013379. IEEE, Seoul (2014)","DOI":"10.1109\/ICCD.2014.6974708"},{"key":"39_CR4","doi-asserted-by":"crossref","unstructured":"Bhattacharya, A., Pal, S., Islam, A.: Implementation of FinFET based STT-MRAM bitcell. In: 2014 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), pp. 435\u2013439. IEEE, Ramanathapuram (2014)","DOI":"10.1109\/ICACCCT.2014.7019480"},{"issue":"4","key":"39_CR5","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/TMSCS.2015.2509960","volume":"1","author":"C Xu","year":"2015","unstructured":"Xu, C., Zheng, Y., Niu, D., Zhu, X., Kang, S.H., Xie, Y.: Impact of write pulse and process variation on 22\u00a0nm FinFET-based STT-RAM design: a device-architecture co-optimization approach. IEEE Trans. Multi-Scale Comput. Syst. 1(4), 195\u2013206 (2015)","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"issue":"4","key":"39_CR6","doi-asserted-by":"crossref","first-page":"1593","DOI":"10.1109\/TVLSI.2015.2459726","volume":"24","author":"H Farkhani","year":"2016","unstructured":"Farkhani, H., Peiravi, A., Moradi, F.: Low-energy write operation for 1T-1MTJ STT-RAM bitcells with negative bitline technique. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(4), 1593\u20131597 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"39_CR7","doi-asserted-by":"crossref","unstructured":"Kim, Y., Gupta, S.K., Park, S.P., Panagopoulos, G., Roy, K.: Write-optimized reliable design of STT MRAM. In: Proceedings of the 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 3\u20138. ACM, Redondo Beach (2012)","DOI":"10.1145\/2333660.2333664"},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"Suzuki, D., Hanyu, T.: Nonvolatile field-programmable gate array using 2-transistor\u20131-MTJ-cell-based multi-context array for power and area efficient dynamically reconfigurable logic. Jap. J. Appl. Phys. 54(4S) (2015). 04DE01","DOI":"10.7567\/JJAP.54.04DE01"},{"issue":"11","key":"39_CR9","doi-asserted-by":"crossref","first-page":"1100","DOI":"10.1109\/LED.2014.2358998","volume":"35","author":"SH Choday","year":"2014","unstructured":"Choday, S.H., Gupta, S.K., Roy, K.: Write-optimized STT-MRAM bit-cells using asymmetrically doped transistors. IEEE Electron Device Lett. 35(11), 1100\u20131102 (2014)","journal-title":"IEEE Electron Device Lett."},{"issue":"1","key":"39_CR10","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/TED.2016.2631544","volume":"64","author":"S Wang","year":"2017","unstructured":"Wang, S., Pan, A., Chui, C.O., Gupta, P.: Tunneling negative differential resistance-assisted STT-RAM for efficient read and write operations. IEEE Trans. Electron Devices 64(1), 121\u2013129 (2017)","journal-title":"IEEE Trans. Electron Devices"},{"key":"39_CR11","doi-asserted-by":"crossref","unstructured":"Liu, H., Cotter, M., Datta, S., Narayanan, V.: Technology assessment of Si and III-V FinFETs and III-V tunnel FETs from soft error rate perspective. In: 2012 IEEE International Electron Devices Meeting (IEDM), pp. 25.5.1\u201325.5.4. IEEE San Francisco (2012)","DOI":"10.1109\/IEDM.2012.6479103"},{"issue":"6","key":"39_CR12","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1049\/iet-cds.2016.0262","volume":"10","author":"A Japa","year":"2016","unstructured":"Japa, A., Vallabhaneni, H., Vaddi, R.: Reliability enhancement of a steep slope tunnel transistor based ring oscillator designs with circuit interaction. IET Circ. Devices Syst. 10(6), 522\u2013527 (2016)","journal-title":"IET Circ. Devices Syst."},{"key":"39_CR13","unstructured":"Penn State University: Verilog-A Models for Heterojunction Tunnel FETs. http:\/\/www.ndcl.ee.psu.edu\/downloads.asp"},{"key":"39_CR14","doi-asserted-by":"crossref","unstructured":"Lin, X., Wang, Y., Pedram, M.: Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub\/near-threshold regime. In: 15th International Symposium on Quality Electronic Design (ISQED), pp. 341\u2013348. IEEE, Santa Clara (2014)","DOI":"10.1109\/ISQED.2014.6783346"},{"key":"39_CR15","doi-asserted-by":"crossref","unstructured":"Vallabhaneni, H., Japa, A., Shaik, S., Krishna, K.S.R., Vaddi, R.: Designing energy efficient logic gates with Hetero junction Tunnel fets at 20\u00a0nm. In: 2nd International Conference on Devices, Circuits and Systems (ICDCS), pp. 1\u20135. IEEE, Coimbatore (2014)","DOI":"10.1109\/ICDCSyst.2014.6926177"},{"issue":"6","key":"39_CR16","doi-asserted-by":"crossref","first-page":"067116","DOI":"10.1063\/1.4922297","volume":"5","author":"B Fang","year":"2015","unstructured":"Fang, B., Zhang, X., Zhang, B.S., Zeng, Z., Cai, J.W.: Tunnel magnetoresistance in thermally robust Mo\/CoFeB\/MgO tunnel junction with perpendicular magnetic anisotropy. AIP Adv. 5(6), 067116 (2015)","journal-title":"AIP Adv."},{"issue":"2","key":"39_CR17","doi-asserted-by":"crossref","first-page":"598","DOI":"10.1109\/JSSC.2012.2224256","volume":"48","author":"KC Chun","year":"2013","unstructured":"Chun, K.C., Zhao, H., Harms, J.D., Kim, T.H., Wang, J.P., Kim, C.H.: A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory. IEEE J. Solid-State Circuits 48(2), 598\u2013610 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"39_CR18","doi-asserted-by":"crossref","first-page":"819","DOI":"10.1109\/TED.2011.2178416","volume":"59","author":"Y Zhang","year":"2012","unstructured":"Zhang, Y., Zhao, W., Lakys, Y., Klein, J.O., Kim, J.V., Ravelosona, D., Chappert, C.: Compact modeling of perpendicular-anisotropy CoFeB\/MgO magnetic tunnel junctions. IEEE Trans. Electron Devices 59(3), 819\u2013826 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"4","key":"39_CR19","doi-asserted-by":"crossref","first-page":"1762","DOI":"10.1109\/TED.2016.2533438","volume":"63","author":"Y Wang","year":"2016","unstructured":"Wang, Y., Cai, H., de Barros Naviner, L.A., Zhang, Y., Zhao, X., Deng, E., Klein, J.O., Zhao, W.: Compact model of dielectric breakdown in spin-transfer torque magnetic tunnel junction. IEEE Trans. Electron Devices 63(4), 1762\u20131767 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"3","key":"39_CR20","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1109\/TCAD.2015.2474366","volume":"35","author":"J Yang","year":"2016","unstructured":"Yang, J., Wang, P., Zhang, Y., Cheng, Y., Zhao, W., Chen, Y., Li, H.H.: Radiation-induced soft error analysis of STT-MRAM: a device to circuit approach. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(3), 380\u2013393 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"39_CR21","unstructured":"Synopsis: TCAD Sentaurus Device Manual (2010)"},{"key":"39_CR22","unstructured":"Cadence (R) Virtuoso Spectre Circuit Simulator (2009)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T06:02:43Z","timestamp":1570514563000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_39","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}