{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:26Z","timestamp":1725936326046},"publisher-location":"Singapore","reference-count":5,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_40","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"406-413","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Enhancing Retention Voltage for SRAM"],"prefix":"10.1007","author":[{"given":"Ankit","family":"Rehani","sequence":"first","affiliation":[]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[]},{"given":"Suprateek","family":"Shukla","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"40_CR1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"NH Weste","year":"2005","unstructured":"Weste, N.H., Harris, D.M.: CMOS VLSI Design: A Circuits and Systems Perspective. Pearson Education India, Delhi (2005)"},{"issue":"1","key":"40_CR2","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/JSSC.2011.2164730","volume":"47","author":"H Pilo","year":"2012","unstructured":"Pilo, H., Arsovski, I., Batson, K., Braceras, G., Gabric, J., Houle, R., Lamphier, S., Radens, C., Seferagic, A.: A 64MB SRAM in 32nm high-k metal-gate SOI technology with 0.7V operation enabled by stability, write-ability and read-ability enhancements. IEEE J. Solid State Circ. 47(1), 97\u2013106 (2012)","journal-title":"IEEE J. Solid State Circ."},{"key":"40_CR3","doi-asserted-by":"crossref","unstructured":"Fujimura, Y., Hirabayashi, O., Sasaki, T., Suzuki, A., Kawasumi, A., Takeyama, Y., Kushida, K., Fukano, G., Katayama, A., Niki, Y., et al.: A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 $$\\upmu $$ m $$^2$$ cell in 32nm high-k metal-gate CMOS. In: 2010 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 348\u2013349. IEEE (2010)","DOI":"10.1109\/ISSCC.2010.5433813"},{"issue":"4","key":"40_CR4","doi-asserted-by":"crossref","first-page":"946","DOI":"10.1109\/JSSC.2008.917506","volume":"43","author":"AJ Bhavnagarwala","year":"2008","unstructured":"Bhavnagarwala, A.J., Kosonocky, S., Radens, C., Chan, Y., Stawiasz, K., Srinivasan, U., Kowalczyk, S.P., Ziegler, M.M.: A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing. IEEE J. Solid State Circ. 43(4), 946\u2013955 (2008)","journal-title":"IEEE J. Solid State Circ."},{"issue":"11","key":"40_CR5","doi-asserted-by":"crossref","first-page":"4302","DOI":"10.1109\/TED.2016.2612678","volume":"63","author":"H Qiu","year":"2016","unstructured":"Qiu, H., Takeuchi, K., Mizutani, T., Yamamoto, Y., Makiyama, H., Yamashita, T., Oda, H., Kamohara, S., Sugii, N., Saraya, T., et al.: Statistical write stability characterization in SRAM cells at low supply voltage. IEEE Trans. Electr. Devices 63(11), 4302\u20134308 (2016)","journal-title":"IEEE Trans. Electr. Devices"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:02:42Z","timestamp":1570528962000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_40","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}