{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:30Z","timestamp":1725936330349},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_48","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"487-495","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-Low Power Applications"],"prefix":"10.1007","author":[{"family":"Swaati","sequence":"first","affiliation":[]},{"given":"Bishnu Prasad","family":"Das","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"48_CR1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"JM Rabaey","year":"2005","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits: A Design Perspective, 2nd edn. Prentice-Hall, New Delhi (2005)","edition":"2"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"Karandikar, A., Parhi, K.K.: Low power SRAM design using hierarchical divided bit-line approach. In: Proceedings of International Conference Computer Design, pp. 82\u201388 (1998)","DOI":"10.1109\/ICCD.1998.727027"},{"issue":"10","key":"48_CR3","doi-asserted-by":"crossref","first-page":"2338","DOI":"10.1109\/JSSC.2008.2001903","volume":"43","author":"B Zhai","year":"2008","unstructured":"Zhai, B., Hanson, S., Blaauw, D., Sylvester, D.: A variation-tolerant sub-200\u00a0mV 6-T subthreshold SRAM. IEEE J. Solid-State Circuits of 43(10), 2338\u20132348 (2008)","journal-title":"IEEE J. Solid-State Circuits of"},{"key":"48_CR4","doi-asserted-by":"crossref","unstructured":"Pilo, H., Barwin, J., Braceras, G., Browning, C., Burns, S., Gabric, J., Lamphier, S., Miller, M., Roberts, A., Towler, F.: An SRAM design in 65\u00a0nm and 45\u00a0nm technology nodes featuring read and write-assist circuits to expand operating voltage. In: Symposium on VLSI Circuits, Digest of Technical Papers, pp. 15\u201316, June 2006","DOI":"10.1109\/JSSC.2007.892153"},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"Bhavnagarwala, A., Kosonocky, S., Radens, C., Stawiasz, K., Mann, R., Ye, Q., Chin, K.: Fluctuation limits and scaling opportunities for CMOS SRAM cells. In: International Electron Devices Meeting (IEDM) Digest, pp. 659\u2013662, December 2005","DOI":"10.1109\/IEDM.2005.1609437"},{"issue":"9","key":"48_CR6","doi-asserted-by":"crossref","first-page":"2109","DOI":"10.1109\/JSSC.2008.2001872","volume":"43","author":"T Suzuki","year":"2008","unstructured":"Suzuki, T., Yamauchi, H., Yamagami, Y., Satomi, K., Akamatsu, H.: A stable 2-port SRAM cell design against simultaneously read\/write-disturbed accesses. IEEE J. Solid-State Circuits 43(9), 2109\u20132119 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"Hirabayashi, O., Kawasumi, A., Suzuki, A., Takeyama, Y., Kushida, K., Sasaki, T., Katayama, A., Fukano, G., Fujimura, Y., Nakazato, T., Shizuki, Y., Kushiyama, N., Yabe, T.: A process-variation-tolerant dual-power-supply SRAM with 0.179\u00a0m cell in 40\u00a0nm CMOS using level-programmable wordline driver. In: IEEE Int. Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp. 458\u2013459, February 2009","DOI":"10.1109\/ISSCC.2009.4977506"},{"issue":"1","key":"48_CR8","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/JSSC.2005.859025","volume":"41","author":"K Zhang","year":"2006","unstructured":"Zhang, K., Bhattacharya, U., Chen, Z., Hamzaoglu, F., Murray, D., Vallepalli, N., Wang, Y., Zheng, B., Bohr, M.: A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply. IEEE J. Solid-State Circuits 41(1), 146\u2013151 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"48_CR9","first-page":"243","volume":"20","author":"N Bai","year":"2011","unstructured":"Bai, N., Wu, X., Yang, J., Shi, L.: A robust high density 7T SRAM bitcell for subthreshold applications. Chin. J. Electron. 20(2), 243\u2013246 (2011)","journal-title":"Chin. J. Electron."},{"key":"48_CR10","doi-asserted-by":"crossref","unstructured":"Singh, J., Mathew, J., Pradhan, D.K., Mohanty, S.P.: A subthreshold single ended I\/O SRAM cell design for nanometer CMOS technologies. In: 2008 IEEE International SOC Conference, 17\u201320 September 2008","DOI":"10.1109\/SOCC.2008.4641520"},{"issue":"6","key":"48_CR11","doi-asserted-by":"crossref","first-page":"1234","DOI":"10.1109\/JSSC.2010.2048496","volume":"45","author":"M-F Chang","year":"2010","unstructured":"Chang, M.-F., Wu, J.-J., Chen, K.-T., Chen, Y.-C., Chen, Y.-H., Lee, R., Liao, H.-J., Yamauchi, H.: A differential data-aware power-supplied (D-AP) 8T SRAM cell with expanded write\/read stabilities for lower VDDmin applications. IEEE J. Solid-State Circuits 45(6), 1234\u20131245 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"48_CR12","doi-asserted-by":"crossref","unstructured":"Yoshimoto, M.: A 64\u00a0kb CMOS RAM with divided word line structure. In: Technical Digest IEEE International Solid-State Circuits Conference, pp. 58\u201359 (1983)","DOI":"10.1109\/ISSCC.1983.1156503"},{"issue":"6","key":"48_CR13","doi-asserted-by":"crossref","first-page":"1366","DOI":"10.1109\/JSSC.2005.848032","volume":"40","author":"B Yang","year":"2005","unstructured":"Yang, B., Kim, L.: A low-power SRAM using hierarchical bit line and local sense amplifiers. IEEE J. Solid-State Circuits 40(6), 1366\u20131376 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"48_CR14","doi-asserted-by":"crossref","unstructured":"Hwang, M.-E., Roy, K.: A 135\u00a0mV 0.13-\u03bcW process tolerant 6T subthreshold DTMOS SRAM in 90\u00a0nm technology. In: Proceedings IEEE Custom Integrated Circuits Conference, September 2008, pp. 419\u2013422 (2008)","DOI":"10.1109\/CICC.2008.4672109"},{"issue":"2","key":"48_CR15","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/JSSC.2010.2091321","volume":"46","author":"MF Chang","year":"2011","unstructured":"Chang, M.F., Chang, S.W., Chou, P.W., Wu, W.C.: A 130\u00a0mV SRAM with expanded write and read margins for subthreshold applications. IEEE J. Solid-State Circuits 46(2), 520\u2013529 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"48_CR16","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TVLSI.2010.2100834","volume":"20","author":"JP Kulkarni","year":"2012","unstructured":"Kulkarni, J.P., Roy, K.: Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 319\u2013332 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"48_CR17","doi-asserted-by":"crossref","unstructured":"Hassanzadeh, S., Zamani, M., Hajsadeghi, K.: A 32\u00a0kb 90\u00a0nm 10T-cell sub-threshold SRAM with improved read and write SNM. In: Proceedings of 21st Iranian Conference Electrical Engineering (ICEE), May 2013, pp. 1\u20135 (2013)","DOI":"10.1109\/IranianCEE.2013.6599737"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T06:03:19Z","timestamp":1570514599000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_48","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}