{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:32Z","timestamp":1725936332372},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_50","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"507-518","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A High Speed KECCAK Coprocessor for Partitioned NSP Architecture on FPGA Platform"],"prefix":"10.1007","author":[{"given":"Rourab","family":"Paul","sequence":"first","affiliation":[]},{"given":"Sandeep Kumar","family":"Shukla","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"50_CR1","doi-asserted-by":"crossref","unstructured":"Provelengios, G., Kitsos, P., Sklavos, N., Koulamas, C.: FPGA-based design approaches of keccak hash function. In: 2012 15th Euromicro Conference on Digital System Design, pp. 648\u2013653, September 2012","DOI":"10.1109\/DSD.2012.63"},{"key":"50_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1007\/978-3-642-27257-8_14","volume-title":"Smart Card Research and Advanced Applications","author":"S Kerckhof","year":"2011","unstructured":"Kerckhof, S., Durvaux, F., Veyrat-Charvillon, N., Regazzoni, F., de Dormale, G.M., Standaert, F.-X.: Compact FPGA implementations of the five SHA-3 finalists. In: Prouff, E. (ed.) CARDIS 2011. LNCS, vol. 7079, pp. 217\u2013233. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-27257-8_14"},{"key":"50_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"372","DOI":"10.1007\/978-3-642-28365-9_34","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"K Latif","year":"2012","unstructured":"Latif, K., Rao, M.M., Mahboob, A., Aziz, A.: Novel arithmetic architecture for high performance implementation of SHA-3 finalist keccak on FPGA platforms. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds.) ARC 2012. LNCS, vol. 7199, pp. 372\u2013378. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-28365-9_34"},{"key":"50_CR4","doi-asserted-by":"crossref","unstructured":"Akin, A., Aysu, A., Ulusel, O.C., Sava\u015f, E.: Efficient hardware implementations of high throughput sha-3 candidates keccak, luffa and blue midnight wish for single- and multi-message hashing. In: Proceedings of the 3rd International Conference on Security of Information and Networks, SIN 2010, pp. 168\u2013177. ACM, New York (2010)","DOI":"10.1145\/1854099.1854135"},{"key":"50_CR5","doi-asserted-by":"crossref","unstructured":"Moreira, N., Astarloa, A., Kretzschmar, U., L\u00e1zaro, J., Molina, E.: Securing IEEE 1588 messages with message authentication codes based on the keccak cryptographic algorithm implemented in FPGAs. In: 2014 IEEE 23rd International Symposium on Industrial Electronics (ISIE), pp. 1899\u20131904, June 2014","DOI":"10.1109\/ISIE.2014.6864905"},{"key":"50_CR6","doi-asserted-by":"crossref","unstructured":"Yalla, P., Homsirikamol, E., Kaps, J.P.: Comparison of multi-purpose cores of keccak and AES. In: 2015 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 585\u2013588, March 2015","DOI":"10.7873\/DATE.2015.0834"},{"key":"50_CR7","doi-asserted-by":"crossref","unstructured":"Honda, T., Guntur, H., Satoh, A.: FPGA implementation of new standard hash function keccak. In: 2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE), pp. 275\u2013279, October 2014","DOI":"10.1109\/GCCE.2014.7031105"},{"key":"50_CR8","doi-asserted-by":"crossref","unstructured":"Ahmed, K.E., Farag, M.M.: Hardware\/software co-design of a dynamically configurable sha-3 system-on-chip (soc). In: 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 617\u2013620, December 2015","DOI":"10.1109\/ICECS.2015.7440392"},{"key":"50_CR9","unstructured":"Gaj, K., Homsirikamol, E., Rogawski, M., Shahid, R., Sharif, M.U.: Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using xilinx and altera FPGAs. IACR Cryptology ePrint Archive 2012, p. 368 (2012)"},{"key":"50_CR10","doi-asserted-by":"crossref","unstructured":"Jungk, B., Apfelbeck, J.: Area-efficient FPGA implementations of the sha-3 finalists. In: 2011 International Conference on Reconfigurable Computing and FPGAs, pp. 235\u2013241, November 2011","DOI":"10.1109\/ReConFig.2011.16"},{"key":"50_CR11","doi-asserted-by":"crossref","unstructured":"Winderickx, J., Daemen, J., Mentens, N.: Exploring the use of shift register lookup tables for keccak implementations on xilinx FPGAs. In: 2016 26th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134, August 2016","DOI":"10.1109\/FPL.2016.7577367"},{"key":"50_CR12","doi-asserted-by":"crossref","unstructured":"Michail, H.E., Ioannou, L., Voyiatzis, A.G.: Pipelined sha-3 implementations on FPGA: architecture and performance analysis. In: Proceedings of the Second Workshop on Cryptography and Security in Computing Systems, CS2 2015, pp. 13:13\u201313:18. ACM, New York (2015)","DOI":"10.1145\/2694805.2694808"},{"key":"50_CR13","unstructured":"Peeters, M., Bertoni, G., Daemen, J., Van Assche, G.: Keccak sponge function family main document, April 2009. http:\/\/keccak.noekeon.org"},{"key":"50_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1007\/978-3-540-45234-8_68","volume-title":"Field Programmable Logic and Application","author":"F-X Standaert","year":"2003","unstructured":"Standaert, F.-X., van Oldeneel tot Oldenzeel, L., Samyde, D., Quisquater, J.-J.: Power analysis of FPGAs: how practical is the attack? In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 701\u2013710. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/978-3-540-45234-8_68"},{"key":"50_CR15","doi-asserted-by":"crossref","unstructured":"Gaspar, L., Fischer, V., Bossuet, L., Fouquet, R.: Secure extension of FPGA general purpose processors for symmetric key cryptography with partial reconfiguration capabilities. ACM Trans. Reconfigurable Technol. Syst. 5(3), 16:1\u201316:13 (2012)","DOI":"10.1145\/2362374.2362380"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T06:03:30Z","timestamp":1570514610000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_50","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}