{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:24:24Z","timestamp":1759332264524},"publisher-location":"Singapore","reference-count":14,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_51","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"519-532","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation"],"prefix":"10.1007","author":[{"given":"Naushad","family":"Ali","sequence":"first","affiliation":[]},{"given":"Bharat","family":"Garg","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"4","key":"51_CR1","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/TAU.1972.1162387","volume":"20","author":"C Burrus","year":"1972","unstructured":"Burrus, C.: Block realization of digital filters. IEEE Trans. Audio Electroacoust. 20(4), 230\u2013235 (1972)","journal-title":"IEEE Trans. Audio Electroacoust."},{"issue":"1","key":"51_CR2","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1109\/TCSI.2014.2348072","volume":"62","author":"J Chen","year":"2015","unstructured":"Chen, J., Chang, C.H., Feng, F., Ding, W., Ding, J.: Novel design algorithm for low complexity programmable FIR filters based on extended double base number system. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 224\u2013233 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"8","key":"51_CR3","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TCSII.2006.875373","volume":"53","author":"KH Chen","year":"2006","unstructured":"Chen, K.H., Chiueh, T.D.: A low-power digit-based reconfigurable FIR filter. IEEE Trans. Circuits Syst. II Express Briefs 53(8), 617\u2013621 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"51_CR4","series-title":"The Springer International Series in Engineering and Computer Science","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1007\/978-1-4615-5103-4_10","volume-title":"CDMA Techniques for Third Generation Mobile Systems","author":"T Hentschel","year":"1999","unstructured":"Hentschel, T., Fettweis, G.: Software radio receivers. In: Swarts, F., van Rooyen, P., Oppermann, I., L\u00f6tter, M.P. (eds.) CDMA Techniques for Third Generation Mobile Systems. The Springer International Series in Engineering and Computer Science, vol. 487, pp. 257\u2013283. Springer, Boston (1999). \nhttps:\/\/doi.org\/10.1007\/978-1-4615-5103-4_10"},{"key":"51_CR5","doi-asserted-by":"crossref","unstructured":"Mahesh, R., Vinod, A.P.: Reconfigurable low complexity FIR filters for software radio receivers. In: 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, pp. 1\u20135. IEEE (2006)","DOI":"10.1109\/PIMRC.2006.254336"},{"issue":"2","key":"51_CR6","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TCAD.2007.907064","volume":"27","author":"R Mahesh","year":"2008","unstructured":"Mahesh, R., Vinod, A.P.: A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(2), 217\u2013229 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"51_CR7","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1109\/TCAD.2009.2035548","volume":"29","author":"R Mahesh","year":"2010","unstructured":"Mahesh, R., Vinod, A.P.: New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2), 275\u2013288 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"8","key":"51_CR8","doi-asserted-by":"crossref","first-page":"707","DOI":"10.1109\/TCSII.2006.877277","volume":"53","author":"PK Meher","year":"2006","unstructured":"Meher, P.K.: Hardware-efficient systolization of DA-based calculation of finite digital convolution. IEEE Trans. Circuits Syst. II Express Briefs 53(8), 707\u2013711 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"3","key":"51_CR9","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TCSI.2009.2026683","volume":"57","author":"PK Meher","year":"2010","unstructured":"Meher, P.K.: New approach to look-up-table design and memory-based realization of FIR digital filter. IEEE Trans. Circuits Syst. I Regul. Pap. 57(3), 592\u2013603 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"51_CR10","doi-asserted-by":"crossref","unstructured":"Meher, P.K., Pan, Y.: MCM-based implementation of block FIR filters for high-speed and low-power applications. In: 2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 118\u2013121. IEEE (2011)","DOI":"10.1109\/VLSISoC.2011.6081653"},{"issue":"2","key":"51_CR11","doi-asserted-by":"crossref","first-page":"444","DOI":"10.1109\/TVLSI.2015.2412556","volume":"24","author":"BK Mohanty","year":"2016","unstructured":"Mohanty, B.K., Meher, P.K.: A high-performance FIR filter architecture for fixed and reconfigurable applications. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(2), 444\u2013452 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"2","key":"51_CR12","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1109\/JSSC.2003.821785","volume":"39","author":"J Park","year":"2004","unstructured":"Park, J., Jeong, W., Mahmoodi-Meimand, H., Wang, Y., Choo, H., Roy, K.: Computation sharing programmable FIR filter for low-power and high-performance applications. IEEE J. Solid-State Circuits 39(2), 348\u2013357 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"51_CR13","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1109\/TCSII.2014.2324418","volume":"61","author":"SY Park","year":"2014","unstructured":"Park, S.Y., Meher, P.K.: Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II Express Briefs 61(7), 511\u2013515 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"3","key":"51_CR14","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/53.29648","volume":"6","author":"SA White","year":"1989","unstructured":"White, S.A.: Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE ASSP Mag. 6(3), 4\u201319 (1989)","journal-title":"IEEE ASSP Mag."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_51","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:40:16Z","timestamp":1513795216000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_51"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_51","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}