{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T04:02:21Z","timestamp":1751256141661,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":50,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_53","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"545-556","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Effectiveness of High Permittivity Spacer for Underlap Regions of Wavy-Junctionless FinFET at 22\u00a0nm Node and Scaling Short Channel Effects"],"prefix":"10.1007","author":[{"given":"B.","family":"Vandana","sequence":"first","affiliation":[]},{"given":"J. K.","family":"Das","sequence":"additional","affiliation":[]},{"given":"S. K.","family":"Mohapatra","sequence":"additional","affiliation":[]},{"given":"B. K.","family":"Kaushik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"53_CR1","doi-asserted-by":"crossref","unstructured":"Progress in digital integrated electronics. In: 1975 International Electron Devices Meeting, pp. 11\u201313 (1975)","DOI":"10.1049\/el:19750010"},{"key":"53_CR2","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"RH Dennard","year":"1974","unstructured":"Dennard, R.H., Gaensslen, F.H., Rideout, V.L., Bassous, E., LeBlanc, A.R.: Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE J. Solid-State Circuits 9, 256\u2013268 (1974)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"53_CR3","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 305\u2013327 (2003)","journal-title":"Proc. IEEE"},{"key":"53_CR4","unstructured":"Roll, G.: Leakage Current and Defect Characterization of Short Channel MOSFETs. Logos Verlag Berlin GmbH (2012)"},{"key":"53_CR5","volume-title":"Fundamentals of Modern VLSI Devices","author":"T Taur","year":"1998","unstructured":"Taur, T., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, New York (1998)"},{"key":"53_CR6","unstructured":"The International Technology Roadmap for Semiconductors (2015)"},{"key":"53_CR7","doi-asserted-by":"crossref","unstructured":"Van Dal, M.J.H., Collaert, N., Doornbos, G., Vellianitis, G., Curatola, G., Pawlak, B.J., Duffy, R., Jonville, C., Degroote, B., Altamirano, E., et al.: Highly manufacturable FinFETs with sub-10\u00a0nm fin width and high aspect ratio fabricated with immersion lithography. In: 2007 IEEE Symposium on VLSI Technology, pp. 110\u2013111 (2007)","DOI":"10.1109\/VLSIT.2007.4339747"},{"key":"53_CR8","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1016\/j.spmi.2017.03.047","volume":"106","author":"E Goel","year":"2017","unstructured":"Goel, E., Kumar, S., Singh, B., Singh, K., Jit, S.: Two-dimensional model for subthreshold current and subthreshold swing of graded-channel dual-material double-gate (GCDMDG) MOSFETs. Superlattices Microstruct. 106, 147\u2013155 (2017)","journal-title":"Superlattices Microstruct."},{"key":"53_CR9","doi-asserted-by":"crossref","first-page":"84001","DOI":"10.1088\/1674-4926\/35\/8\/084001","volume":"35","author":"G Rawat","year":"2014","unstructured":"Rawat, G., Kumar, S., Goel, E., Kumar, M., Dubey, S., Jit, S.: Analytical modeling of subthreshold current and subthreshold swing of Gaussian-doped strained-Si-on-insulator MOSFETs. J. Semicond. 35, 84001 (2014)","journal-title":"J. Semicond."},{"key":"53_CR10","doi-asserted-by":"crossref","first-page":"3071","DOI":"10.1109\/TED.2006.885649","volume":"53","author":"V Subramanian","year":"2006","unstructured":"Subramanian, V., Parvais, B., Borremans, J., Mercha, A., Linten, D., Wambacq, P., Loo, J., Dehan, M., Gustin, C., Collaert, N., et al.: Planar bulk MOSFETs versus FinFETs: an analog\/RF perspective. IEEE Trans. Electron Devices 53, 3071\u20133079 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR11","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1109\/LED.2008.919795","volume":"29","author":"X Sun","year":"2008","unstructured":"Sun, X., Lu, Q., Moroz, V., Takeuchi, H., Gebara, G., Wetzel, J., Ikeda, S., Shin, C., Liu, T.-J.K.: Tri-gate bulk MOSFET design for CMOS scaling to the end of the roadmap. IEEE Electron Device Lett. 29, 491\u2013493 (2008)","journal-title":"IEEE Electron Device Lett."},{"key":"53_CR12","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MCD.2005.1388765","volume":"21","author":"T Skotnicki","year":"2005","unstructured":"Skotnicki, T., Hutchby, J.A., King, T.-J., Wong, H.-S., Boeuf, F.: The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance. IEEE Circuits Devices Mag. 21, 16\u201326 (2005)","journal-title":"IEEE Circuits Devices Mag."},{"key":"53_CR13","doi-asserted-by":"crossref","first-page":"3426","DOI":"10.1109\/TED.2007.908908","volume":"54","author":"Y Li","year":"2007","unstructured":"Li, Y., Hwang, C.-H.: Effect of fin angle on electrical characteristics of nanoscale round-top-gate bulk FinFETs. IEEE Trans. Electron Devices 54, 3426\u20133429 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR14","doi-asserted-by":"crossref","first-page":"2674","DOI":"10.1109\/TNS.2012.2221478","volume":"59","author":"F El-Mamouni","year":"2012","unstructured":"El-Mamouni, F., Zhang, E.X., Ball, D.R., Sierawski, B., King, M.P., Schrimpf, R.D., Reed, R.A., Alles, M.L., Fleetwood, D.M., Linten, D.: others: Heavy-ion-induced current transients in bulk and SOI FinFETs. IEEE Trans. Nucl. Sci. 59, 2674\u20132681 (2012)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"53_CR15","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1038\/nnano.2010.15","volume":"5","author":"J-P Colinge","year":"2010","unstructured":"Colinge, J.-P., Lee, C.-W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I., Razavi, P., O\u2019Neill, B., Blake, A., White, M., Kelleher, A.-M., McCarthy, B., Murphy, R.: Nanowire transistors without junctions. Nat. Nanotechnol. 5, 225\u2013229 (2010)","journal-title":"Nat. Nanotechnol."},{"key":"53_CR16","doi-asserted-by":"crossref","first-page":"53511","DOI":"10.1063\/1.3079411","volume":"94","author":"C-W Lee","year":"2009","unstructured":"Lee, C.-W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I., Colinge, J.-P.: Junctionless multigate field-effect transistor. Appl. Phys. Lett. 94, 53511 (2009)","journal-title":"Appl. Phys. Lett."},{"key":"53_CR17","doi-asserted-by":"crossref","first-page":"73510","DOI":"10.1063\/1.3299014","volume":"96","author":"J-P Colinge","year":"2010","unstructured":"Colinge, J.-P., Lee, C.-W., Ferain, I., Akhavan, N.D., Yan, R., Razavi, P., Yu, R., Nazarov, A.N., Doria, R.T.: Reduced electric field in junctionless transistors. Appl. Phys. Lett. 96, 73510 (2010)","journal-title":"Appl. Phys. Lett."},{"key":"53_CR18","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1166\/sam.2011.1163","volume":"3","author":"J-P Colinge","year":"2011","unstructured":"Colinge, J.-P., Ferain, I., Kranti, A., Lee, C.-W., Akhavan, N.D., Razavi, P., Yan, R., Yu, R.: Junctionless nanowire transistor: complementary metal-oxide-semiconductor without junctions. Sci. Adv. Mater. 3, 477\u2013482 (2011)","journal-title":"Sci. Adv. Mater."},{"key":"53_CR19","doi-asserted-by":"crossref","first-page":"2511","DOI":"10.1109\/TED.2011.2157826","volume":"58","author":"RT Doria","year":"2011","unstructured":"Doria, R.T., Pavanello, M.A., Trevisoli, R.D., de Souza, M., Lee, C.-W., Ferain, I., Akhavan, N.D., Yan, R., Razavi, P., Yu, R., et al.: Junctionless multiple-gate transistors for analog applications. IEEE Trans. Electron Devices 58, 2511\u20132519 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR20","doi-asserted-by":"crossref","unstructured":"Mathew, L., Sadd, M., Kalpat, S., Zavala, M., Stephens, T., Mora, R., Bagchi, S., Parker, C., Vasek, J., Sing, D.: Inverted T channel FET (ITFET)-Fabrication and characteristics of vertical-horizontal, thin body, multi-gate, multi-orientation devices, ITFET SRAM bit-cell operation. A novel technology for 45\u00a0nm and beyond CMOS. In: Technical Digest IEEE International Electron Devices Meeting, IEDM, pp. 713\u2013716 (2005)","DOI":"10.1109\/IEDM.2005.1609452"},{"key":"53_CR21","doi-asserted-by":"crossref","first-page":"2335","DOI":"10.1109\/TED.2006.880813","volume":"53","author":"W Zhang","year":"2006","unstructured":"Zhang, W., Fossum, J.G., Mathew, L.: The ITFET: a novel FinFET-based hybrid device. IEEE Trans. Electron Devices 53, 2335\u20132343 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR22","doi-asserted-by":"crossref","unstructured":"Fossum, J.G., Wang, L.-Q., Yang, J.-W., Kim, S.-H., Trivedi, V.P.: Pragmatic design of nanoscale multi-gate CMOS. In: International Electron Devices Meeting, pp. 613\u2013616 (2004)","DOI":"10.1109\/IEDM.2004.1419236"},{"key":"53_CR23","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1147\/rd.462.0133","volume":"46","author":"H-S Wong","year":"2002","unstructured":"Wong, H.-S.: Beyond the conventional transistor. IBM J. Res. Dev. 46, 133\u2013168 (2002)","journal-title":"IBM J. Res. Dev."},{"key":"53_CR24","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/55.568766","volume":"18","author":"S-H Lo","year":"1997","unstructured":"Lo, S.-H., Buchanan, D.A., Taur, Y., Wang, W.: Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET\u2019s. IEEE Electron Device Lett. 18, 209\u2013211 (1997)","journal-title":"IEEE Electron Device Lett."},{"key":"53_CR25","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/5.915374","volume":"89","author":"DJ Frank","year":"2001","unstructured":"Frank, D.J., Dennard, R.H., Nowak, E., Solomon, P.M., Taur, Y., Wong, H.-S.P.: Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 259\u2013288 (2001)","journal-title":"Proc. IEEE"},{"key":"53_CR26","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/16.772508","volume":"46","author":"B Cheng","year":"1999","unstructured":"Cheng, B., Cao, M., Rao, R., Inani, A., Voorde, P.V., Greene, W.M., Stork, J.M.C., Yu, Z., Zeitzoff, P.M., Woo, J.C.S.: The impact of high-K gate dielectrics and metal gate electrodes on sub-100\u00a0nm MOSFETs. IEEE Trans. Electron Devices. 46, 1537\u20131544 (1999)","journal-title":"IEEE Trans. Electron Devices."},{"key":"53_CR27","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1016\/j.sse.2016.10.006","volume":"128","author":"D Tomaszewski","year":"2017","unstructured":"Tomaszewski, D., G\u0142uszko, G., \u0141ukasiak, L., Kucharski, K., Malesi\u0144ska, J.: Elimination of the channel current effect on the characterization of MOSFET threshold voltage using junction capacitance measurements. Solid State Electron. 128, 92\u2013101 (2017)","journal-title":"Solid State Electron."},{"key":"53_CR28","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1109\/LED.2012.2231395","volume":"34","author":"M-H Han","year":"2013","unstructured":"Han, M.-H., Chang, C.-Y., Chen, H.-B., Wu, J.-J., Cheng, Y.-C., Wu, Y.-C.: Performance comparison between bulk and SOI junctionless transistors. IEEE Electron Device Lett. 34, 169\u2013171 (2013)","journal-title":"IEEE Electron Device Lett."},{"key":"53_CR29","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-0-387-71752-4_1","volume-title":"FinFETs and Other Multi-Gate Transistors","author":"JP Colinge","year":"2008","unstructured":"Colinge, J.P.: The SOI MOSFET: From single gate to multigate. In: Colinge, J.P. (ed.) FinFETs and Other Multi-Gate Transistors, pp. 1\u201348. Springer, Boston (2008). https:\/\/doi.org\/10.1007\/978-0-387-71752-4_1"},{"key":"53_CR30","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/TED.2012.2224870","volume":"60","author":"B Ho","year":"2013","unstructured":"Ho, B., Sun, X., Shin, C., Liu, T.-J.K.: Design optimization of multigate bulk MOSFETs. IEEE Trans. Electron Devices 60, 28\u201333 (2013)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR31","doi-asserted-by":"crossref","first-page":"3294","DOI":"10.1109\/TED.2011.2161479","volume":"58","author":"X Sun","year":"2011","unstructured":"Sun, X., Moroz, V., Damrongplasit, N., Shin, C., Liu, T.-J.K.: Variation study of the planar ground-plane bulk MOSFET, SOI FinFET, and trigate bulk MOSFET designs. IEEE Trans. Electron Devices 58, 3294\u20133299 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR32","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1016\/j.spmi.2015.12.005","volume":"90","author":"KP Pradhan","year":"2016","unstructured":"Pradhan, K.P., Sahu, P.K., Rajput, P., Pallempati, M.: Exploration of symmetric high-k spacer (SHS) hybrid FinFET for high performance application. Superlattices Microstruct. 90, 191\u2013197 (2016)","journal-title":"Superlattices Microstruct."},{"key":"53_CR33","doi-asserted-by":"crossref","unstructured":"Paz, B.C., Pavanello, M.A., Cass\u00e9, M., Barraud, S., Reimbold, G., Faynot, O., Avila-Herrera, F., Cerdeira, A.: From double to triple gate: modeling junctionless nanowire transistors. In: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), pp. 5\u20138 (2015)","DOI":"10.1109\/ULIS.2015.7063759"},{"key":"53_CR34","doi-asserted-by":"crossref","unstructured":"Kranti, A., Yan, R., Lee, C.W., Ferain, I., Yu, R., Akhavan, N.D., Razavi, P., Colinge, J.P.: Junctionless nanowire transistor (JNT): properties and design guidelines. In: Proceedings of ESSDERC, pp. 357\u2013360 (2010)","DOI":"10.1109\/ESSDERC.2010.5618216"},{"key":"53_CR35","unstructured":"Sentaurus TCAD User\u2019s Manual. In: Synopsys Sentaurus Device. Synopsys (2012). http:\/\/www.synopsys.com\/"},{"key":"53_CR36","doi-asserted-by":"crossref","first-page":"953","DOI":"10.1016\/0038-1101(92)90325-7","volume":"35","author":"DBM Klaassen","year":"1992","unstructured":"Klaassen, D.B.M.: A unified mobility model for device simulation-I. Model equations and concentration dependence. Solid State Electron. 35, 953\u2013959 (1992)","journal-title":"Solid State Electron."},{"key":"53_CR37","doi-asserted-by":"crossref","unstructured":"Del Alamo, J., Swirhun, S., Swanson, R.M.: Simultaneous measurement of hole lifetime, hole mobility and bandgap narrowing in heavily doped n-type silicon. In: 1985 International Electron Devices Meeting, pp. 290\u2013293 (1985)","DOI":"10.1109\/IEDM.1985.190954"},{"key":"53_CR38","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1103\/PhysRev.87.835","volume":"87","author":"W Shockley","year":"1952","unstructured":"Shockley, W., Read Jr., W.T.: Statistics of the recombinations of holes and electrons. Phys. Rev. 87, 835 (1952)","journal-title":"Phys. Rev."},{"key":"53_CR39","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/0038-1101(94)E0050-O","volume":"38","author":"S Saha","year":"1995","unstructured":"Saha, S.: MOSFET test structures for two-dimensional device simulation. Solid State Electron. 38, 69\u201373 (1995)","journal-title":"Solid State Electron."},{"key":"53_CR40","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1016\/j.sse.2013.02.047","volume":"90","author":"D-Y Jeon","year":"2013","unstructured":"Jeon, D.-Y., Park, S.J., Mouis, M., Berthom\u00e9, M., Barraud, S., Kim, G.-T., Ghibaudo, G.: Revisited parameter extraction methodology for electrical characterization of junctionless transistors. Solid State Electron. 90, 86\u201393 (2013)","journal-title":"Solid State Electron."},{"key":"53_CR41","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/j.mejo.2016.11.012","volume":"59","author":"G Saini","year":"2017","unstructured":"Saini, G., Choudhary, S.: Improving the subthreshold performance of junctionless transistor using spacer engineering. Microelectronics J. 59, 55\u201358 (2017)","journal-title":"Microelectronics J."},{"key":"53_CR42","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1016\/j.mssp.2014.11.036","volume":"31","author":"PK Sahu","year":"2015","unstructured":"Sahu, P.K., Mohapatra, S.K., Pradhan, K.P.: Zero temperature-coefficient bias point over wide range of temperatures for single-and double-gate UTB-SOI n-MOSFETs with trapped charges. Mater. Sci. Semicond. Process. 31, 175\u2013183 (2015)","journal-title":"Mater. Sci. Semicond. Process."},{"key":"53_CR43","doi-asserted-by":"crossref","first-page":"102106","DOI":"10.1063\/1.3358131","volume":"96","author":"C-W Lee","year":"2010","unstructured":"Lee, C.-W., Nazarov, A.N., Ferain, I., Akhavan, N.D., Yan, R., Razavi, P., Yu, R., Doria, R.T., Colinge, J.-P.: Low subthreshold slope in junctionless multigate transistors. Appl. Phys. Lett. 96, 102106 (2010)","journal-title":"Appl. Phys. Lett."},{"key":"53_CR44","doi-asserted-by":"crossref","first-page":"1575","DOI":"10.1109\/TED.2014.2309334","volume":"61","author":"R Trevisoli","year":"2014","unstructured":"Trevisoli, R., Doria, R.T., de Souza, M., Pavanello, M.A.: Substrate bias influence on the operation of junctionless nanowire transistors. IEEE Trans. Electron Devices 61, 1575\u20131582 (2014)","journal-title":"IEEE Trans. Electron Devices"},{"key":"53_CR45","doi-asserted-by":"crossref","first-page":"1170","DOI":"10.1109\/LED.2011.2158978","volume":"32","author":"R Rios","year":"2011","unstructured":"Rios, R., Cappellani, A., Armstrong, M., Budrevich, A., Gomez, H., Pai, R., Rahhal-Orabi, N., Kuhn, K.: Comparison of junctionless and conventional trigate transistors with Lg down to 26\u00a0nm. IEEE Electron Device Lett. 32, 1170\u20131172 (2011)","journal-title":"IEEE Electron Device Lett."},{"key":"53_CR46","volume-title":"Semiconductor Material and Device Characterization","author":"DK Schroder","year":"2006","unstructured":"Schroder, D.K.: Semiconductor Material and Device Characterization. Wiley, Hoboken (2006)"},{"key":"53_CR47","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1049\/el:19880369","volume":"24","author":"G Ghibaudo","year":"1988","unstructured":"Ghibaudo, G.: New method for the extraction of MOSFET parameters. Electron. Lett. 24, 543\u2013545 (1988)","journal-title":"Electron. Lett."},{"key":"53_CR48","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/LED.2010.2055829","volume":"31","author":"D Flandre","year":"2010","unstructured":"Flandre, D., Kilchytska, V., Rudenko, T.: gm\/Id Method for threshold voltage extraction applicable in advanced MOSFETs with nonlinear behavior above threshold. IEEE Electron Device Lett. 31, 930\u2013932 (2010)","journal-title":"IEEE Electron Device Lett."},{"key":"53_CR49","doi-asserted-by":"crossref","first-page":"17","DOI":"10.4028\/www.scientific.net\/JNanoR.39.17","volume":"39","author":"T Rudenko","year":"2016","unstructured":"Rudenko, T., Barraud, S., Georgiev, Y.M., Lysenko, V., Nazarov, A.: Electrical characterization and parameter extraction of junctionless nanowire transistors. J. Nano Res. 39, 17\u201333 (2016)","journal-title":"J. Nano Res."},{"key":"53_CR50","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/TED.2012.2226724","volume":"60","author":"K Koley","year":"2013","unstructured":"Koley, K., Dutta, A., Syamal, B., Saha, S.K., Sarkar, C.K.: Subthreshold analog\/RF performance enhancement of underlap DG FETs with high-k spacer for low power applications. IEEE Trans. Electron Devices 60, 63\u201369 (2013)","journal-title":"IEEE Trans. Electron Devices"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_53","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T03:10:06Z","timestamp":1751166606000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":50,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_53","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}