{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T04:02:21Z","timestamp":1751256141463,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":13,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_56","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"581-593","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction"],"prefix":"10.1007","author":[{"given":"Jasmine Kaur","family":"Gulati","sequence":"first","affiliation":[]},{"given":"Bhanu","family":"Prakash","sequence":"additional","affiliation":[]},{"given":"Sumit","family":"Darak","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"2","key":"56_CR1","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/JPROC.2007.911072","volume":"96","author":"BH Lorincz","year":"2008","unstructured":"Lorincz, B.H., Cao, Y., Li, X., Mai, K., Pileggi, L.T., Rutenbar, R.A., Shepard, K.L.: Digital circuit design challenges and opportunities in the era of nanoscale CMOS. Proc. IEEE 96(2), 343\u2013365 (2008)","journal-title":"Proc. IEEE"},{"key":"56_CR2","doi-asserted-by":"crossref","unstructured":"Roy, S., Mattheakis, P.M., Masse-Navette, L., Pan, D.Z.: Evolving challenges and techniques for nanometer SoC clock network synthesis. In: 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1\u20134, October 2014","DOI":"10.1109\/ICSICT.2014.7021158"},{"key":"56_CR3","doi-asserted-by":"crossref","unstructured":"Teng, S.K., Soin, N.: Low power clock gates optimization for clock tree distribution. In: 11th International Symposium on Quality Electronic Design (ISQED), pp. 488\u2013492, March 2010","DOI":"10.1109\/ISQED.2010.5450528"},{"key":"56_CR4","doi-asserted-by":"crossref","unstructured":"Dev, M.P., Baghel, D., Pandey, B., Pattanaik, M., Shukla, A.: Clock gated low power sequential circuit design. In: IEEE Conference on Information Communication Technologies (ICT), pp. 440\u2013444, April 2013","DOI":"10.1109\/CICT.2013.6558136"},{"key":"56_CR5","doi-asserted-by":"crossref","unstructured":"Chen, S.Y., Lin, R.B., Tung, H.H., Lin, K.W.: Power gating design for standard-cell-like structured ASICs. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 514\u2013519, March 2010","DOI":"10.1109\/DATE.2010.5457152"},{"key":"56_CR6","doi-asserted-by":"crossref","unstructured":"Dai, W.M., Xi, J.G.: Buffer insertion and sizing under process variations for low power clock distribution. In: 32nd Conference on Design Automation (DAC), pp. 491\u2013496 (1995)","DOI":"10.1109\/DAC.1995.249997"},{"key":"56_CR7","doi-asserted-by":"crossref","unstructured":"Lin, M.P.H., Hsu, C.C., Chang, Y.T.: Recent research in clock power saving with multi-bit flip-flops. In: IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1\u20134, August 2011","DOI":"10.1109\/MWSCAS.2011.6026538"},{"issue":"4","key":"56_CR8","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1109\/TVLSI.2012.2190535","volume":"21","author":"YT Shyu","year":"2013","unstructured":"Shyu, Y.T., Lin, J.M., Huang, C.P., Lin, C.W., Lin, Y.Z., Chang, S.J.: Effective and efficient approach for power reduction by using multi-bit flip-flops. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(4), 624\u2013635 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"56_CR9","doi-asserted-by":"crossref","unstructured":"Santos, C., Reis, R., Godoi, G., Barros, M., Duarte, F.: Multi-bit flip-flop usage impact on physical synthesis. In: 25th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136, August 2012","DOI":"10.1109\/SBCCI.2012.6344435"},{"issue":"12","key":"56_CR10","doi-asserted-by":"crossref","first-page":"1870","DOI":"10.1109\/TCAD.2011.2165716","volume":"30","author":"MPH Lin","year":"2011","unstructured":"Lin, M.P.H., Hsu, C.C., Chang, Y.T.: Post-placement power optimization with multi-bit flip-flops. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(12), 1870\u20131882 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"56_CR11","doi-asserted-by":"crossref","unstructured":"Lin, M.P.H., Hsu, C.C., Chang, Y.T.: Design and allocation of loosely coupled multi-bit flip-flops for power reduction in post-placement optimization. In: 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 268\u2013273, January 2016","DOI":"10.1109\/ASPDAC.2016.7428022"},{"key":"56_CR12","doi-asserted-by":"crossref","unstructured":"Chen, W., Yan, J.T.: Routability-driven flip-flop merging process for clock power reduction. In: IEEE International Conference on Computer Design (ICCD), pp. 203\u2013208, October 2010","DOI":"10.1109\/ICCD.2010.5647784"},{"issue":"2","key":"56_CR13","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1109\/TCAD.2014.2376988","volume":"34","author":"MPH Lin","year":"2015","unstructured":"Lin, M.P.H., Hsu, C.C., Chen, Y.C.: Clock-tree aware multibit flip-flop generation during placement for power optimization. IEEE Trans. Comput. Aided Des. of Integr. Circuits Syst. 34(2), 280\u2013292 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. of Integr. Circuits Syst."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T03:10:06Z","timestamp":1751166606000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_56","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}