{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:38Z","timestamp":1725936338413},"publisher-location":"Singapore","reference-count":8,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_59","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:17:13Z","timestamp":1513775833000},"page":"619-627","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC"],"prefix":"10.1007","author":[{"given":"Prokash","family":"Ghosh","sequence":"first","affiliation":[]},{"given":"Jyotirmoy","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"59_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71819-4","volume-title":"Low-Power Methodology Manual for System-On-Chip Design","author":"M Keating","year":"2007","unstructured":"Keating, M., Flynn, D., Aitkens, R., Gibbons, A., Shi, K.: Low-Power Methodology Manual for System-On-Chip Design. Springer, New York (2007). \nhttps:\/\/doi.org\/10.1007\/978-0-387-71819-4\n\n. \nwww.lpmm-book.org"},{"key":"59_CR2","unstructured":"Severson, M.: Low Power SoC Design and Automation. University of California San Diego, Computer Science department, 27 July 2009. \nhttps:\/\/cseweb.ucsd.edu\/classes\/wi10\/cse241a\/slides\/Matt.pdf"},{"key":"59_CR3","unstructured":"Ali, I., Sharma, P.: System for isolating integrated circuit power domains. US Patent US9407264B1 (2016)"},{"key":"59_CR4","unstructured":"Different SoC products description, documentation and reference manual of SoC design 1 (T1040), SoC design 2 (T1024), SoC design 3 (LS1020). \nwww.nxp.com"},{"key":"59_CR5","unstructured":"AMBA, AXI3, AXI4 and ACE Bus Specification. \nhttps:\/\/www.arm.com\/products\/system-ip\/amba-specifications.php"},{"key":"59_CR6","unstructured":"IEEE standard 1801-2009 (UPF). \nwww.ieee.org"},{"issue":"2","key":"59_CR7","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/MDT.2012.2183574","volume":"29","author":"S Carver","year":"2012","unstructured":"Carver, S., Mathur, A., Sharma, L., Subbarao, P., Urish, S., Wang, Q.: Low-power design using the Si2 common power format. IEEE Des. Test Comput. 29(2), 62\u201370 (2012)","journal-title":"IEEE Des. Test Comput."},{"key":"59_CR8","unstructured":"Ghosh, P., Ghosh, S.: Method to reduce power and wake-up time in low power modes. In: Proceedings of IEEE International Conference Conecct, January 2013, IISc, Bangalore, India (2013)"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_59","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T13:45:26Z","timestamp":1513777526000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_59","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}