{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:44Z","timestamp":1725936344229},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_64","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"681-693","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fast FPGA Placement Using Analytical Optimization"],"prefix":"10.1007","author":[{"given":"Sameer","family":"Pawanekar","sequence":"first","affiliation":[]},{"given":"Gaurav","family":"Trivedi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"64_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field-Programmable Logic and Applications","author":"V Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: a new packing, placement and routing tool for FPGA research. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds.) FPL 1997. LNCS, vol. 1304, pp. 213\u2013222. Springer, Heidelberg (1997). \nhttps:\/\/doi.org\/10.1007\/3-540-63465-7_226\n\n. \nhttp:\/\/dl.acm.org\/citation.cfm?id=647924.738755"},{"key":"64_CR2","doi-asserted-by":"publisher","unstructured":"Bostelmann, T., Sawitzki, S.: Improving FPGA placement with a self-organizing map. In: 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1\u20136 (2013). \nhttps:\/\/doi.org\/10.1109\/ReConFig.2013.6732302","DOI":"10.1109\/ReConFig.2013.6732302"},{"key":"64_CR3","doi-asserted-by":"crossref","unstructured":"Chan, T., Cong, J., Sze, K.: Multilevel generalized force-directed method for circuit placement. In: Proceedings of the 2005 International Symposium on Physical Design, ISPD 2005, pp. 185\u2013192. ACM, New York (2005). \nhttp:\/\/doi.acm.org\/10.1145\/1055137.1055177","DOI":"10.1145\/1055137.1055177"},{"issue":"8","key":"64_CR4","doi-asserted-by":"publisher","first-page":"1208","DOI":"10.1109\/TCAD.2012.2190289","volume":"31","author":"J Chen","year":"2012","unstructured":"Chen, J., Zhu, W.: An analytical placer for VLSI standard cell placement. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 31(8), 1208\u20131221 (2012). \nhttps:\/\/doi.org\/10.1109\/TCAD.2012.2190289","journal-title":"IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst."},{"issue":"7","key":"64_CR5","doi-asserted-by":"publisher","first-page":"1228","DOI":"10.1109\/TCAD.2008.923063","volume":"27","author":"TC Chen","year":"2008","unstructured":"Chen, T.C., Jiang, Z.W., Hsu, T.C., Chen, H.C., Chang, Y.W.: NTUplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 27(7), 1228\u20131240 (2008). \nhttps:\/\/doi.org\/10.1109\/TCAD.2008.923063","journal-title":"IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst."},{"key":"64_CR6","doi-asserted-by":"publisher","unstructured":"Collier, R., Fobel, C., Richards, L., Grewal, G.: A formal and empirical analysis of recombination for genetic algorithm-based approaches to the FPGA placement problem. In: 2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), pp. 1\u20136 (2012). \nhttps:\/\/doi.org\/10.1109\/CCECE.2012.6334856","DOI":"10.1109\/CCECE.2012.6334856"},{"key":"64_CR7","doi-asserted-by":"crossref","unstructured":"Eisenmann, H., Johannes, F.: Generic global placement and floorplanning. In: Proceedings of Design Automation Conference, pp. 269\u2013274 (1998)","DOI":"10.1145\/277044.277119"},{"key":"64_CR8","doi-asserted-by":"publisher","unstructured":"Fobel, C., Grewal, G., Stacey, D.: GPU-accelerated wire-length estimation for FPGA placement. In: 2011 Symposium on Application Accelerators in High-Performance Computing, pp. 14\u201323 (2011). \nhttps:\/\/doi.org\/10.1109\/SAAHPC.2011.16","DOI":"10.1109\/SAAHPC.2011.16"},{"key":"64_CR9","doi-asserted-by":"publisher","unstructured":"Fobel, C., Grwal, G., Collier, R., Stacey, D.: GPU approach to FPGA placement based on star+. In: 10th IEEE International NEWCAS Conference, pp. 229\u2013232 (2012). \nhttps:\/\/doi.org\/10.1109\/NEWCAS.2012.6328998","DOI":"10.1109\/NEWCAS.2012.6328998"},{"key":"64_CR10","doi-asserted-by":"publisher","unstructured":"Gharibian, F., Shannon, L., Jamieson, P.: Finding system-level information and analyzing its correlation to FPGA placement. In: 2010 International Conference on Field Programmable Logic and Applications, pp. 544\u2013549 (2010). \nhttps:\/\/doi.org\/10.1109\/FPL.2010.107","DOI":"10.1109\/FPL.2010.107"},{"key":"64_CR11","unstructured":"Hill, D.: Method and system for high speed detailed placement of cells within an integrated circuit design. US Patent 6370673 (2002). \nhttp:\/\/www.google.com\/patents\/US6370673"},{"key":"64_CR12","doi-asserted-by":"publisher","unstructured":"Huang, B., Zhang, H.: Application of multi-core parallel computing in FPGA placement. In: 2013 2nd International Symposium on Instrumentation and Measurement, Sensor Network and Automation (IMSNA), pp. 884\u2013889 (2013). \nhttps:\/\/doi.org\/10.1109\/IMSNA.2013.6743419","DOI":"10.1109\/IMSNA.2013.6743419"},{"key":"64_CR13","doi-asserted-by":"publisher","unstructured":"Jamieson, P., Gharibian, F., Shannon, L.: Supergenes in a genetic algorithm for heterogeneous FPGA placement. In: 2013 IEEE Congress on Evolutionary Computation, pp. 253\u2013260 (2013). \nhttps:\/\/doi.org\/10.1109\/CEC.2013.6557578","DOI":"10.1109\/CEC.2013.6557578"},{"issue":"5","key":"64_CR14","doi-asserted-by":"publisher","first-page":"734","DOI":"10.1109\/TCAD.2005.846366","volume":"24","author":"AB Kahng","year":"2005","unstructured":"Kahng, A.B., Wang, Q.: Implementation and extensibility of an analytic placer. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 24(5), 734\u2013747 (2005). \nhttps:\/\/doi.org\/10.1109\/TCAD.2005.846366","journal-title":"IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst."},{"key":"64_CR15","unstructured":"Naylor, W.C., Donelly, R., Sha, L.: Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. U.S. Patent 6301693(12) (2001)"},{"key":"64_CR16","doi-asserted-by":"crossref","unstructured":"Obermeier, B., Ranke, H., Johannes, F.M.: Kraftwerk: a versatile placement approach. In: ISPD 2005, pp. 242\u2013244. ACM, New York (2005). \nhttp:\/\/doi.acm.org\/10.1145\/1055137.1055190","DOI":"10.1145\/1055137.1055190"},{"key":"64_CR17","doi-asserted-by":"publisher","unstructured":"Pattison, R., Fobel, C., Grewal, G., Areibi, S.: Scalable analytic placement for FPGA on GPGPU. In: 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136 (2015). \nhttps:\/\/doi.org\/10.1109\/ReConFig.2015.7393356","DOI":"10.1109\/ReConFig.2015.7393356"},{"key":"64_CR18","unstructured":"Versatile Placement Routing Tool: \nhttp:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html\n\n. Accessed 17 Jan 2017"},{"issue":"5","key":"64_CR19","doi-asserted-by":"publisher","first-page":"722","DOI":"10.1109\/TCAD.2005.846365","volume":"24","author":"N Viswanathan","year":"2005","unstructured":"Viswanathan, N., Chu, C.: Fastplace: efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 24(5), 722\u2013733 (2005). \nhttps:\/\/doi.org\/10.1109\/TCAD.2005.846365","journal-title":"IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst."},{"key":"64_CR20","doi-asserted-by":"publisher","unstructured":"Wang, Y., Shin, H.: An effective window based legalization algorithm for FPGA placement. In: 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1\u20134 (2013). \nhttps:\/\/doi.org\/10.1109\/ReConFig.2013.6732270","DOI":"10.1109\/ReConFig.2013.6732270"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_64","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:46:53Z","timestamp":1513795613000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_64"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_64","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}