{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:48Z","timestamp":1725936348300},"publisher-location":"Singapore","reference-count":9,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_70","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"742-750","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction Hardware in HEVC Decoder"],"prefix":"10.1007","author":[{"given":"Rituparna","family":"Choudhury","sequence":"first","affiliation":[]},{"given":"P.","family":"Rangababu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"70_CR1","doi-asserted-by":"crossref","unstructured":"Abramowski, A., Pastuszak, G.: A novel intra prediction architecture for the hardware HEVC encoder. In: Proceedings of 2013 Euromicro Conference on Digital System Design (DSD), pp. 429\u2013436 (2013)","DOI":"10.1109\/DSD.2013.54"},{"key":"70_CR2","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1016\/j.sysarc.2015.10.002","volume":"64","author":"F Amish","year":"2016","unstructured":"Amish, F., Bourennane, E.B.: Fully pipelined real time hardware solution for high efficiency video coding (HEVC) intra prediction. J. Syst. Architect. 64, 133\u2013147 (2016)","journal-title":"J. Syst. Architect."},{"issue":"2","key":"70_CR3","first-page":"510","volume":"97","author":"S Heming","year":"2014","unstructured":"Heming, S., Dajiang, Z., Peilin, L.: Fast prediction unit selection and mode selection for HEVC intra prediction. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 97(2), 510\u2013519 (2014)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"70_CR4","unstructured":"ITU-T, ISO\/IEC: High efficiency video coding (2013)"},{"key":"70_CR5","doi-asserted-by":"crossref","unstructured":"Jiang, Y., Llamocca, D., Pattichis, M., Esakki, G.: A unified and pipelined hardware architecture for implementing intra prediction in HEVC. In: Proceedings of IEEE Southwest Symposium on Image Analysis and Interpretation (SSIAI), pp. 29\u201332 (2014)","DOI":"10.1109\/SSIAI.2014.6806021"},{"key":"70_CR6","doi-asserted-by":"crossref","unstructured":"Kalali, E., Adibelli, Y., Hamzaoglu, I.: A high performance and low energy intra prediction hardware for high efficiency video coding. In: Proceedings of 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 719\u2013722 (2012)","DOI":"10.1109\/FPL.2012.6339161"},{"key":"70_CR7","doi-asserted-by":"crossref","unstructured":"Kammoun, M., Atitallah, A.B., Masmoudi, N.: An optimized hardware architecture for intra prediction for HEVC. In: Proceedings of First International Image Processing, Applications and Systems Conference (IPAS), pp. 1\u20135 (2014)","DOI":"10.1109\/IPAS.2014.7043303"},{"key":"70_CR8","doi-asserted-by":"crossref","unstructured":"Min, B., Xu, Z., Cheung, R.C.: A fully Pipelined Hardware Architecture for intra prediction of HEVC. IEEE Trans. Circuits Syst. Video Technol. (2016)","DOI":"10.1109\/TCSVT.2016.2593618"},{"issue":"12","key":"70_CR9","doi-asserted-by":"crossref","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"GJ Sullivan","year":"2012","unstructured":"Sullivan, G.J., Ohm, J., Han, W.J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649\u20131668 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_70","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:04:43Z","timestamp":1570529083000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_70","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}