{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T02:45:50Z","timestamp":1725936350317},"publisher-location":"Singapore","reference-count":15,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811074691"},{"type":"electronic","value":"9789811074707"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-981-10-7470-7_73","type":"book-chapter","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T18:17:13Z","timestamp":1513793833000},"page":"779-791","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Framework for Automated Feature Based Mixed-Signal Equivalence Checking"],"prefix":"10.1007","author":[{"given":"Antara","family":"Ain","sequence":"first","affiliation":[]},{"given":"Sayandeep","family":"Sanyal","sequence":"additional","affiliation":[]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"11","key":"73_CR1","doi-asserted-by":"crossref","first-page":"1928","DOI":"10.1109\/TCAD.2016.2525798","volume":"35","author":"A Ain","year":"2016","unstructured":"Ain, A., da Costa, A.A.B., Dasgupta, P.: Feature indented assertions for analog and mixed-signal validation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD) 35(11), 1928\u20131941 (2016)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)"},{"key":"73_CR2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1016\/0304-3975(94)00202-T","volume":"138","author":"R Alur","year":"1995","unstructured":"Alur, R., et al.: The algorithmic analysis of hybrid systems. Theor. Comp. Sci. 138, 3\u201334 (1995)","journal-title":"Theor. Comp. Sci."},{"doi-asserted-by":"crossref","unstructured":"Balivada, A., Hoskote, Y., Abraham, J.: Verification of transient response of linear analog circuits. In: VLSI Test Symposium, pp. 42\u201347 (1995)","key":"73_CR3","DOI":"10.1109\/VTEST.1995.512615"},{"unstructured":"Cadence: Conformal Equivalence Checker, https:\/\/www.cadence.com\/content\/cadence-www\/global\/en_US\/home\/tools\/digital-design-and-signoff\/equivalence-checking\/conformal-equivalence-checker.html","key":"73_CR4"},{"doi-asserted-by":"crossref","unstructured":"Hedrich, L., Barke, E.: A formal approach to nonlinear analog circuit verification. In: IEEE ICCAD, pp. 123\u2013127 (1995)","key":"73_CR5","DOI":"10.1109\/ICCAD.1995.480002"},{"doi-asserted-by":"crossref","unstructured":"Hedrich, L., Barke, E.: A formal approach to verification of linear analog circuits with parameter tolerances. In: DATE, pp. 649\u2013655 (1998)","key":"73_CR6","DOI":"10.1109\/DATE.1998.655927"},{"doi-asserted-by":"crossref","unstructured":"Horowitz, M., et. al: Fortifying analog models with equivalence checking and coverage analysis. In: DAC, pp. 425\u2013430, June 2010","key":"73_CR7","DOI":"10.1145\/1837274.1837381"},{"issue":"1","key":"73_CR8","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1016\/0890-5401(90)90025-D","volume":"86","author":"PC Kanellakis","year":"1990","unstructured":"Kanellakis, P.C., Smolka, S.A.: CCS expressions, finite state processes, and three problems of equivalence. Inf. Comput. 86(1), 43\u201368 (1990)","journal-title":"Inf. Comput."},{"issue":"6","key":"73_CR9","doi-asserted-by":"crossref","first-page":"973","DOI":"10.1137\/0216062","volume":"16","author":"R Paige","year":"1987","unstructured":"Paige, R., Tarjan, R.E.: Three partition refinement algorithms. SIAM J. Comput. 16(6), 973\u2013989 (1987)","journal-title":"SIAM J. Comput."},{"doi-asserted-by":"crossref","unstructured":"Salem, A.: Semi-formal verification of VHDL-AMS descriptions. In: IEEE International Symposium on Circuits and Systems, vol. 5, pp. V-333\u2013V-336 (2002)","key":"73_CR10","DOI":"10.1109\/ISCAS.2002.1010708"},{"issue":"5","key":"73_CR11","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1023\/A:1012751118746","volume":"17","author":"S Seshadri","year":"2001","unstructured":"Seshadri, S., Abraham, J.: Frequency response verification of analog circuits using global optimization techniques. J. Electron. Test. 17(5), 395\u2013408 (2001)","journal-title":"J. Electron. Test."},{"doi-asserted-by":"crossref","unstructured":"Singh, A., Li, P.: On behavioral model equivalence checking for large analog\/mixed signal systems. In: IEEE ICCAD, pp. 55\u201361, November 2010","key":"73_CR12","DOI":"10.1109\/ICCAD.2010.5651402"},{"doi-asserted-by":"crossref","unstructured":"Steinhorst, S., Hedrich, L.: Equivalence checking of nonlinear analog circuits for hierarchical AMS system verification. In: VLSI-SoC, pp. 135\u2013140 (2012)","key":"73_CR13","DOI":"10.1109\/VLSI-SoC.2012.7332090"},{"unstructured":"Synopsys: Formality - User Guide Version, June 2007, http:\/\/www.vlsiip.com\/formality\/ug.pdf","key":"73_CR14"},{"issue":"12","key":"73_CR15","doi-asserted-by":"crossref","first-page":"1395","DOI":"10.1016\/j.mejo.2008.05.013","volume":"39","author":"MH Zaki","year":"2008","unstructured":"Zaki, M.H., Tahar, S., Bois, G.: Formal verification of analog and mixed signal designs: a survey. Microelectron. J. 39(12), 1395\u20131404 (2008)","journal-title":"Microelectron. J."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-7470-7_73","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T10:04:47Z","timestamp":1570529087000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-7470-7_73"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789811074691","9789811074707"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-7470-7_73","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}