{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T14:10:01Z","timestamp":1751292601432,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":19,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811081071"},{"type":"electronic","value":"9789811081088"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-981-10-8108-8_34","type":"book-chapter","created":{"date-parts":[[2018,2,2]],"date-time":"2018-02-02T15:12:44Z","timestamp":1517584364000},"page":"368-380","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance Enhancement of NAND Flash Using Unequal Error Protection"],"prefix":"10.1007","author":[{"given":"Dawei","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiling","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiqian","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,3]]},"reference":[{"key":"34_CR1","doi-asserted-by":"crossref","unstructured":"Yang, C., Muckatira, D., Kulkarni, A., Chakrabarti, C.: Data storage time sensitive ECC schemes for MLC NAND flash memories. In: 2013 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 2513\u20132517. IEEE (2013)","DOI":"10.1109\/ICASSP.2013.6638108"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Yuan, L., Liu, H., Jia, P., Yang, Y.: Reliability-based ECC system for adaptive protection of NAND flash memories. In: 2015 Fifth International Conference on Communication Systems and Network Technologies (CSNT), pp. 897\u2013902. IEEE (2015)","DOI":"10.1109\/CSNT.2015.23"},{"issue":"5","key":"34_CR3","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/TCSII.2014.2312640","volume":"61","author":"J Li","year":"2014","unstructured":"Li, J., Zhao, K., Ma, J., Zhang, T.: Realizing unequal error correction for nand flash memory at minimal read latency overhead. IEEE Trans. Circuits Syst. II Express Briefs 61(5), 354\u2013358 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"34_CR4","doi-asserted-by":"crossref","unstructured":"Cai, Y., Haratsch, E.F., Mutlu, O., Mai, K.: Error patterns in MLC NAND flash memory: measurement, characterization, and analysis. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 521\u2013526. EDA Consortium (2012)","DOI":"10.1109\/DATE.2012.6176524"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Xiao-Bo, J., Xue-Qing, T., Wei-Pei, H.: Novel ECC structure and evaluation method for NAND flash memory. In: 2015 28th IEEE International System-on-Chip Conference (SOCC), pp. 100\u2013104. IEEE (2015)","DOI":"10.1109\/SOCC.2015.7406921"},{"key":"34_CR6","doi-asserted-by":"crossref","unstructured":"Liu, W., Rho, J., Sung, W.: Low-power high-throughput bch error correction VLSI design for multi-level cell NAND flash memories. In: IEEE Workshop on Signal Processing Systems Design and Implementation, SIPS 2006, pp. 303\u2013308. IEEE (2006)","DOI":"10.1109\/SIPS.2006.352599"},{"issue":"3","key":"34_CR7","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1049\/iet-cds:20060275","volume":"1","author":"F Sun","year":"2007","unstructured":"Sun, F., Devarajan, S., Rose, K., Zhang, T.: Design of on-chip error correction systems for multilevel NOR and NAND flash memories. IET Circuits Devices Syst. 1(3), 241\u2013249 (2007)","journal-title":"IET Circuits Devices Syst."},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Kim, J., Cho, J., Sung, W.: A high-speed layered min-sum LDPC decoder for error correction of NAND flash memories. In: 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1\u20134. IEEE (2011)","DOI":"10.1109\/MWSCAS.2011.6026357"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Lee, Y.: Hardware optimizations of hard-decision ECC decoders for MLC NAND flash memories. In: 2015 International SoC Design Conference (ISOCC), pp. 133\u2013134. IEEE (2015)","DOI":"10.1109\/ISOCC.2015.7401694"},{"issue":"7","key":"34_CR10","doi-asserted-by":"crossref","first-page":"865","DOI":"10.1109\/TC.2009.30","volume":"58","author":"M Mutyam","year":"2009","unstructured":"Mutyam, M., Wang, F., Krishnan, R., Narayanan, V., Kandemir, M., Xie, Y., Irwin, M.J.: Process-variation-aware adaptive cache architecture and management. IEEE Trans. Comput. 58(7), 865\u2013877 (2009)","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"34_CR11","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/TC.2010.203","volume":"60","author":"S Paul","year":"2011","unstructured":"Paul, S., Cai, F., Zhang, X., Bhunia, S.: Reliability-driven ecc allocation for multiple bit error resilience in processor cache. IEEE Trans. Comput. 60(1), 20\u201334 (2011)","journal-title":"IEEE Trans. Comput."},{"key":"34_CR12","doi-asserted-by":"crossref","unstructured":"Yuan, L., Liu, H., Jia, P., Yang, Y.: An adaptive ECC scheme for dynamic protection of NAND flash memories. In: 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 1052\u20131055. IEEE (2015)","DOI":"10.1109\/ICASSP.2015.7178130"},{"issue":"5","key":"34_CR13","doi-asserted-by":"crossref","first-page":"857","DOI":"10.1109\/JSAC.2014.140506","volume":"32","author":"Y Geunyeong","year":"2014","unstructured":"Geunyeong, Y., Moon, J.: Concatenated raptor codes in nand flash memory. IEEE J. Sel. Areas Commun. 32(5), 857\u2013869 (2014)","journal-title":"IEEE J. Sel. Areas Commun."},{"key":"34_CR14","doi-asserted-by":"crossref","unstructured":"Di Carlo, S., Fabiano, M., Piazza, R., Prinetto, P.: Exploring modeling and testing of NAND flash memories. In: 2010 East-West Design & Test Symposium (EWDTS), pp. 47\u201350. IEEE (2010)","DOI":"10.1109\/EWDTS.2010.5742059"},{"key":"34_CR15","unstructured":"Sun, H., Grayson, P., Wood, B.: Quantifying reliability of solid-state storage from multiple aspects. Proc. SNAPI 11 (2011)"},{"key":"34_CR16","doi-asserted-by":"crossref","unstructured":"Park, H., Kim, J., Choi, J., Lee, D., Noh, S.H.: Incremental redundancy to reduce data retention errors in flash-based SSDS. In: 2015 31st Symposium on Mass Storage Systems and Technologies (MSST), pp. 1\u201313. IEEE (2015)","DOI":"10.1109\/MSST.2015.7208279"},{"issue":"6","key":"34_CR17","doi-asserted-by":"crossref","first-page":"2551","DOI":"10.1109\/TIT.2006.874390","volume":"52","author":"A Shokrollahi","year":"2006","unstructured":"Shokrollahi, A.: Raptor codes. IEEE Trans. Inf. Theory 52(6), 2551\u20132567 (2006)","journal-title":"IEEE Trans. Inf. Theory"},{"key":"34_CR18","doi-asserted-by":"crossref","unstructured":"Kokkinos, V., Papazois, A., Bouras, C., Kanakis, N.: Evaluating RaptorQ FEC over 3GPP multicast services. In: 2012 8th International Wireless communications and mobile computing conference (IWCMC), pp. 257\u2013262. IEEE (2012)","DOI":"10.1109\/IWCMC.2012.6314213"},{"key":"34_CR19","doi-asserted-by":"crossref","unstructured":"Mielke, N., Marquart, T., Wu, N., Kessenich, J., Belgal, H., Schares, E., Trivedi, F., Goodness, E., Nevill, L.R.: Bit error rate in NAND flash memories. In: IEEE International Reliability Physics Symposium, IRPS 2008, pp. 9\u201319 (2008)","DOI":"10.1109\/RELPHY.2008.4558857"}],"container-title":["Communications in Computer and Information Science","Digital TV and Wireless Multimedia Communication"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-10-8108-8_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T13:44:00Z","timestamp":1751291040000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-10-8108-8_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9789811081071","9789811081088"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-981-10-8108-8_34","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2018]]}}}