{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:55:28Z","timestamp":1776182128724,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":19,"publisher":"Springer Singapore","isbn-type":[{"value":"9789811308239","type":"print"},{"value":"9789811308246","type":"electronic"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-981-13-0824-6_2","type":"book-chapter","created":{"date-parts":[[2018,9,3]],"date-time":"2018-09-03T04:37:22Z","timestamp":1535949442000},"page":"23-45","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["What Is an FPGA?"],"prefix":"10.1007","author":[{"given":"Masahiro","family":"Iida","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,9,4]]},"reference":[{"key":"2_CR1","doi-asserted-by":"publisher","unstructured":"S. Brown, J. Rose, FPGA and CPLD architectures: a tutorial. IEEE Des. Test Comput. 13(2), 42\u201357 (1996). https:\/\/doi.org\/10.1109\/54.500200","DOI":"10.1109\/54.500200"},{"key":"2_CR2","unstructured":"T. Sueyoshi, H. Amano (eds.), Reconfigurable System (in Japanese) (Ohmsha Ltd., 2005). ISBN-13:978-4274200717"},{"key":"2_CR3","unstructured":"T. Speers, J.J. Wang, B. Cronquist, J. McCollum, H. Tseng, R. Katz, I. Kleyner, 0.25 mm FLASH Memory Based FPGA for Space Applications (Actel Corporation, 2002), http:\/\/www.actel.com\/documents\/FlashSpaceApps.pdf"},{"key":"2_CR4","unstructured":"Actel Corporation, ProASIC3 Flash Family FPGAs Datasheet (2010), http:\/\/www.actel.com\/documents\/PA3_DS.pdf"},{"key":"2_CR5","unstructured":"R.J. Lipp, et\u00a0al., General Purpose, Non-Volatile Reprogrammable Switch, US Pat. 5,764,096 (GateField Corporation, 1998)"},{"key":"2_CR6","unstructured":"Design Wave Magazine, FPGA\/PLD Design Startup2007\/2008, CQ (2007)"},{"key":"2_CR7","unstructured":"M.J.S. Smith, Application-Specific Integrated Circuits (VLSI Systems Series) (Addison-Wesley Professional, 1997). ISBN-13: 978-0201500226"},{"key":"2_CR8","unstructured":"Actel Corporation, ACT1 series FPGAs (1996), http:\/\/www.actel.com\/documents\/ACT1_DS.pdf"},{"key":"2_CR9","unstructured":"QuickLogic Corporation, Overview: ViaLink, http:\/\/www.quicklogic.com\/vialink-overview\/"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"R. Wong, K. Gordon, Reliability mechanism of the unprogrammed amorphous silicon antifuse, in International Reliability and Physics Symposium (1994)","DOI":"10.1109\/RELPHY.1994.307810"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"I. Kuon, R. Tessier, J. Rose, FPGA Architecture: Survey and Challenges (Now Publishers, 2008). ISBN-13: 978-1601981264","DOI":"10.1561\/9781601981271"},{"key":"2_CR12","unstructured":"H. Hsieh, 5-Transistor memory cell which can be reliably read and written, US Pat. 4,750,155 (Xilinx Incorporated, 1988)"},{"key":"2_CR13","unstructured":"H. Hsieh, 5-transistor memory cell with known state on power-up, US Pat. 4,821,233 (Xilinx Incorporated, 1989)"},{"key":"2_CR14","unstructured":"R.H. Freeman, et al., Distributed memory architecture for a configurable logic array and method for using distributed memory, US Pat. 5,343,406 (Xilinx Incorporated, 1994)"},{"key":"2_CR15","unstructured":"T.J. Bauer, Lookup tables which double as shift registers, US Pat. 5,889,413 (Xilinx Incorporated, 1999)"},{"key":"2_CR16","unstructured":"Actel Corporation, in ACT1 Series FPGAs Features 5V and 3.3V Families fully compatible with JEDECs (Actel, 1996)"},{"key":"2_CR17","unstructured":"M. John, S. Smith, Application-Specific Integrated Circuits (Addison-Wesley, 1997)"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"M. Iida, M. Amagasaki, Y. Okamoto, Q. Zhao, T. Sueyoshi, COGRE: a novel compact logic cell architecture for area minimization. IEICE Trans. Inf. Syst. E95-D(2), 294\u2013302 (2012)","DOI":"10.1587\/transinf.E95.D.294"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Q. Zhao, K. Yanagida, M. Amagasaki, M. Iida, M. Kuga, T. Sueyoshi, A logic cell architecture exploiting the Shannon expansion for the reduction of configuration memory, in Proceedings of 24th International Conference on Field Programmable Logic and Applications (FPL2014), Session T2a.3 (2014)","DOI":"10.1109\/FPL.2014.6927460"}],"container-title":["Principles and Structures of FPGAs"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-0824-6_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,8]],"date-time":"2020-11-08T18:31:36Z","timestamp":1604860296000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-0824-6_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9789811308239","9789811308246"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-0824-6_2","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}