{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T17:33:56Z","timestamp":1725989636247},"publisher-location":"Singapore","reference-count":17,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811308239"},{"type":"electronic","value":"9789811308246"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-981-13-0824-6_4","type":"book-chapter","created":{"date-parts":[[2018,9,3]],"date-time":"2018-09-03T00:37:22Z","timestamp":1535935042000},"page":"87-115","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design Flow and Design Tools"],"prefix":"10.1007","author":[{"given":"Tomonori","family":"Izumi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,9,4]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"S.D. Brown, R.J. Francis, J. Rose, Z.G. Vranesic, Field Programmable Gate Arrays (Kluwer Academic Publishers, 1992)","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"V. Bets, J. Rose, A. Marquards, Architecture and CAD for Deep-Submicron FPGAs (Kluwer Academic Publishers, 1999)","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"4_CR3","unstructured":"Vivado design suite tutorial: design flows overview, Xilinx UG888, Nov 2015"},{"key":"4_CR4","unstructured":"Nexys4 Vivado Tutorial, Xilinx University Program (2013)"},{"key":"4_CR5","unstructured":"Vivado design suite tutorial: using constraints, Xilinx UG945, Nov 2015"},{"key":"4_CR6","unstructured":"Vivado design suite tutorial: logic simulation, Xilinx UG937, Nov 2015"},{"key":"4_CR7","unstructured":"Vivado design suite user guide: programing and debugging, Xilinx UG908, Feb 2016"},{"key":"4_CR8","unstructured":"Vivado design suite tutorial: programming and debugging, Xilinx UG936, Nov 2015"},{"issue":"3","key":"4_CR9","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","volume":"16","author":"M Meeus","year":"2012","unstructured":"M. Meeus, K. Van Beeck, T. Goedeme, J. Meel, D. Stroobands, An overview of today\u2019s high-level synthesis tools. Design Auto. Embed. Syst. 16(3), 31\u201351 (2012)","journal-title":"Design Auto. Embed. Syst."},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"D. Gajski, Z. Jianwen, R. Doemer, A. Gerstlauer, S. Zhao, SPECC: Specification Language and Methodology (Springer Science\u2009+\u2009Business Media, 2000)","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"4_CR11","unstructured":"M. Fujita, SpecC language version 2.0: C-based SoC design from system level down to RTL, Tutorial of ASPDAC (2003)"},{"key":"4_CR12","unstructured":"Vivado design suite tutorial: high-level synthesis, Xilinx UG871, Nov 2015"},{"key":"4_CR13","unstructured":"D. Pellerin, S. Thibault, Practical FPGA Programming in C (Prentice Hall Professional Technical Reference, 2007)"},{"key":"4_CR14","unstructured":"Vivado design suite tutorial: designing with IP, Xilinx UG939, Nov 2015"},{"key":"4_CR15","unstructured":"Vivado design suite user guide: creating and packaging custom IP, Xilinx UG1118, Nov 2015"},{"key":"4_CR16","unstructured":"Vivado design suite tutorial: creating and packaging custom IP, Xilinx UG1119, Nov 2015"},{"key":"4_CR17","unstructured":"Vivado design suite user guide: embedded processor hardware design, Xilinx UG898, Nov 2015"}],"container-title":["Principles and Structures of FPGAs"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-0824-6_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,23]],"date-time":"2019-10-23T07:55:00Z","timestamp":1571817300000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-0824-6_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9789811308239","9789811308246"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-0824-6_4","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}