{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T13:18:55Z","timestamp":1763644735943},"publisher-location":"Singapore","reference-count":23,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811308239"},{"type":"electronic","value":"9789811308246"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-981-13-0824-6_5","type":"book-chapter","created":{"date-parts":[[2018,9,3]],"date-time":"2018-09-03T00:37:22Z","timestamp":1535935042000},"page":"117-135","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design Methodology"],"prefix":"10.1007","author":[{"given":"Masahiro","family":"Iida","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,9,4]]},"reference":[{"issue":"1","key":"5_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J Cong","year":"1994","unstructured":"J. Cong, Y. Ding, FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. CAD 13(1), 1\u201312 (1994)","journal-title":"IEEE Trans. CAD"},{"key":"5_CR2","unstructured":"J. Cong, Y. Hwang, Simultaneous depth and area minimization in LUT-based FPGA mapping, in Proceedings of FPGA\u201995 (1995), pp. 68\u201374"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"J. Cong, J. Peck, Y. Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, in Proceedings of FPGA\u201996 (1996), pp. 137\u2013143","DOI":"10.1145\/228370.228390"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"D. Chen, J. Cong, DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs, in Proceedings of ICCAD2004 (2004), pp. 752\u2013759","DOI":"10.1109\/ICCAD.2004.1382677"},{"issue":"2","key":"5_CR5","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1166\/jolpe.2005.023","volume":"1","author":"J Lamoureux","year":"2005","unstructured":"J. Lamoureux, S.J.E. Wilton, On the interaction between power-aware computer-aided design algorithms for field-programmable gate arrays. J. Low Power Electron. (JOLPE) 1(2), 119\u2013132 (2005)","journal-title":"J. Low Power Electron. (JOLPE)"},{"issue":"11","key":"5_CR6","doi-asserted-by":"publisher","first-page":"2331","DOI":"10.1109\/TCAD.2006.882119","volume":"25","author":"V Manohararajah","year":"2006","unstructured":"V. Manohararajah, S.D. Brown, Z.G. Vranesic, Heuristics for area minimization in LUT-based FPGA technology mapping. IEEE Trans. CAD 25(11), 2331\u20132340 (2006)","journal-title":"IEEE Trans. CAD"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"J. Cong, S. Xu, Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources, in Proceedings of ICCAD\u201998 (1998), pp. 40\u201345","DOI":"10.1145\/288548.288558"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size, in Proceedings of CICC\u201997 (1997), pp. 551\u2013554","DOI":"10.1109\/CICC.1997.606687"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"A. Marquardt, V. Betz J. Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, in Proceedings of FPGA\u201999 (1999), pp. 37\u201346","DOI":"10.1145\/296399.296426"},{"issue":"1","key":"5_CR10","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1142\/S0218126604001222","volume":"13","author":"E Bozorgzadeh","year":"2004","unstructured":"E. Bozorgzadeh, S.O. Memik, X. Yang, M. Sarrafzadeh, Routability-driven packing: metrics and algorithms for cluster-based FPGAs. J. Circuits Syst. Comput. 13(1), 77\u2013100 (2004)","journal-title":"J. Circuits Syst. Comput."},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"A. Singh, G. Parthasarathy, M. Marek-Sadowska, Efficient circuit clustering for area and power reduction in FPGAs. ACM Trans. Des. Autom. Electron. Syst. (TODAES), 7(4), 643\u2013663 (2002)","DOI":"10.1145\/605440.605448"},{"key":"5_CR12","unstructured":"M. Kobata, M. Iida, T. Sueyoshi, Clustering technique to reduce chip area and delay for FPGA (in Japanese). IEICE Trans. Inf. Syst. (Japanese Edition), J89-D(6), 1153\u20131162 (2006)"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"J. Rose, J. Luu, C.W. Yu, O. Densmore, J. Goeders, A. Somerville, K.B. Kent, P. Jamieson, J. Anderson, The VTR project: architecture and CAD for FPGAs from verilog to routing, in Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201912) (2012), pp. 77\u201386, \nhttps:\/\/doi.org\/10.1145\/2145694.2145708","DOI":"10.1145\/2145694.2145708"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"J. Luu, J.H. Anderson, J. Rose, Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect, in Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201911) (2011), pp. 227\u2013236, \nhttps:\/\/doi.org\/10.1145\/1950413.1950457","DOI":"10.1145\/1950413.1950457"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, VPR: a new packing, placement and routing tool for FPGA research, in Proceedings of FPL\u201997 (1997), pp. 213\u2013222","DOI":"10.1007\/3-540-63465-7_226"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, A. Marquardt, Architecture and CAD for deep-submicron FPGAS. The Springer International (1999)","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"5_CR17","unstructured":"V. Betz, VPR and T-VPack userfs manual (Version 4.30). University of Toronto (2000)"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"J. Luu, I. Kuon, P. Jamieson, T. Campbell, A. Ye, W.M. Fang, K. Kent, J. Rose, VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling. ACM Trans. Reconfig. Technol. Syst. 4(4), Article 32, 23 (2011), \nhttps:\/\/doi.org\/10.1145\/2068716.2068718","DOI":"10.1145\/2068716.2068718"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"A. Marquardt, V. Betz, J. Rose, Timing-driven placement for FPGAs, in Proceedings of the 2000 ACM\/SIGDA Eighth International Symposium on Field Programmable Gate Arrays (FPGA\u201900) (2000), pp. 203\u2013213, \nhttps:\/\/doi.org\/10.1145\/329166.329208","DOI":"10.1145\/329166.329208"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"J.S. Swartz, V. Betz, J. Rose, A fast routability-driven router for FPGAs, in Proceedings of the 1998 ACM\/SIGDA Sixth International Symposium on Field programmable Gate Arrays (FPGA\u201998) (1998), pp. 140\u2013149, \nhttps:\/\/doi.org\/10.1145\/275107.275134","DOI":"10.1145\/275107.275134"},{"key":"5_CR21","doi-asserted-by":"crossref","unstructured":"L. McMurchie, C. Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, in Proceedings of FPGA\u201995 (1995), pp. 111\u2013117","DOI":"10.1145\/201310.201328"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"J. Luu, J. Goeders, M. Wainberg, A. Somerville, T. Yu, K. Nasartschuk, M. Nasr, S. Wang, T. Liu, N. Ahmed, K.B. Kent, J. Anderson, J. Rose, V. Betz, VTR 7.0: next generation architecture and CAD system for FPGAs. ACM Trans. Reconfig. Technol. Syst. 7(2), Article 6, 30 (2014), \nhttps:\/\/doi.org\/10.1145\/2617593","DOI":"10.1145\/2617593"},{"key":"5_CR23","unstructured":"Verilog to Routing\u2014Open Source CAD Flow for FPGA Research, GitHub, \nhttps:\/\/github.com\/verilog-to-routing\/vtr-verilog-to-routing"}],"container-title":["Principles and Structures of FPGAs"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-0824-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,3]],"date-time":"2018-09-03T00:42:42Z","timestamp":1535935362000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-0824-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9789811308239","9789811308246"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-0824-6_5","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}