{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T10:44:52Z","timestamp":1742640292452},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811324222"},{"type":"electronic","value":"9789811324239"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-981-13-2423-9_9","type":"book-chapter","created":{"date-parts":[[2018,9,12]],"date-time":"2018-09-12T11:37:42Z","timestamp":1536752262000},"page":"109-124","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["DearDRAM: Discard Weak Rows for Reducing DRAM\u2019s Refresh Overhead"],"prefix":"10.1007","author":[{"given":"Xusheng","family":"Zhan","sequence":"first","affiliation":[]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[]},{"given":"Ninghui","family":"Sun","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,9,13]]},"reference":[{"issue":"3","key":"9_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00516ED2V01Y201306CAC024","volume":"8","author":"LA Barroso","year":"2013","unstructured":"Barroso, L.A., Clidaras, J., Holzle, U.: The datacenter as a computer: an introduction to the design of warehouse-scale machines. Synth. Lect. Comput. Archit. 8(3), 1\u2013154 (2013)","journal-title":"Synth. Lect. Comput. Archit."},{"key":"9_CR2","unstructured":"Jacob, B., Ng, S., Wang, D.: Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann (2010)"},{"issue":"8","key":"9_CR3","doi-asserted-by":"publisher","first-page":"846","DOI":"10.1109\/LED.2009.2023248","volume":"30","author":"K Kim","year":"2009","unstructured":"Kim, K., Lee, J.: A new investigation of data retention time in truly nanoscaled DRAMs. IEEE Electron Device Lett. 30(8), 846\u2013848 (2009)","journal-title":"IEEE Electron Device Lett."},{"issue":"12","key":"9_CR4","doi-asserted-by":"publisher","first-page":"2906","DOI":"10.1109\/TCSI.2011.2157741","volume":"58","author":"Y Li","year":"2011","unstructured":"Li, Y., Schneider, H., Schnabel, F.: DRAM yield analysis and optimization by a statistical design approach. IEEE Trans. Circuits Syst. I Regul. Pap. 58(12), 2906\u20132918 (2011)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"3","key":"9_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2366231.2337161","volume":"40","author":"J Liu","year":"2012","unstructured":"Liu, J., Jaiyen, B., Veras, R.: RAIDR: retention-aware intelligent DRAM refresh. ACM SIGARCH Comput. Architect. News 40(3), 1\u201312 (2012)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Wang, J., Dong, X., Xie, Y.: ProactiveDRAM: a DRAM-initiated retention management scheme. In: 2014 32nd IEEE International Conference on Computer Design (ICCD), pp. 22\u201327. IEEE (2014)","DOI":"10.1109\/ICCD.2014.6974657"},{"issue":"3","key":"9_CR7","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1145\/2508148.2485927","volume":"41","author":"J Mukundan","year":"2013","unstructured":"Mukundan, J., Hunter, H., Kim, K.: Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems. ACM SIGARCH Comput. Architect. News 41(3), 48\u201359 (2013)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"issue":"3","key":"9_CR8","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1145\/2872887.2750408","volume":"43","author":"I Bhati","year":"2015","unstructured":"Bhati, I., Chishti, Z., Lu, S.L.: Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions. ACM SIGARCH Comput. Architect. News 43(3), 235\u2013246 (2015)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"9_CR9","unstructured":"JEDEC, DDR4 sdram specification (2012)"},{"issue":"2","key":"9_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G.: The gem5 simulator. ACM SIGARCH Comput. Architect. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"issue":"4","key":"9_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Architect. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"issue":"3","key":"9_CR12","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1145\/2366231.2337202","volume":"40","author":"Y Kim","year":"2012","unstructured":"Kim, Y., Seshadri, V., Lee, D.: A case for exploiting subarray-level parallelism (SALP) in DRAM. ACM SIGARCH Comput. Architect. News 40(3), 368\u2013379 (2012)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"issue":"11","key":"9_CR13","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1145\/356989.357011","volume":"35","author":"A Snavely","year":"2000","unstructured":"Snavely, A., Tullsen, D.M.: Symbiotic jobscheduling for a simultaneous mutlithreading processor. ACM SIGPLAN Not. 35(11), 234\u2013244 (2000)","journal-title":"ACM SIGPLAN Not."},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Stuecheli, J., Kaseridis, D., Hunter, H.C., et al.: Elastic refresh: techniques to mitigate refresh penalties in high density memory. In: 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 375\u2013384 (2010)","DOI":"10.1109\/MICRO.2010.22"},{"key":"9_CR15","unstructured":"Venkatesan, R.K., Herr, S., Rotenberg, E.: Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM. The Twelfth International Symposium on High-Performance Computer Architecture, pp. 155\u2013165. IEEE (2006)"},{"issue":"3","key":"9_CR16","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1145\/2508148.2485928","volume":"41","author":"J Liu","year":"2013","unstructured":"Liu, J., Jaiyen, B., Kim, Y.: An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms. ACM SIGARCH Comput. Architect. News 41(3), 60\u201371 (2013)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"issue":"1","key":"9_CR17","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1145\/2637364.2592000","volume":"42","author":"S Khan","year":"2014","unstructured":"Khan, S., Lee, D., Kim, Y.: The efficacy of error mitigation techniques for DRAM retention failures: a comparative experimental study. ACM SIGMETRICS Perform. Eval. Rev. 42(1), 519\u2013532 (2014)","journal-title":"ACM SIGMETRICS Perform. Eval. Rev."},{"issue":"1","key":"9_CR18","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/L-CA.2011.4","volume":"10","author":"P Rosenfeld","year":"2011","unstructured":"Rosenfeld, P., Cooper-Balis, E., Jacob, B.: DRAMSim2: a cycle accurate memory system simulator. IEEE Comput. Architect. Lett. 10(1), 16\u201319 (2011)","journal-title":"IEEE Comput. Architect. Lett."},{"issue":"2","key":"9_CR19","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/342001.339668","volume":"28","author":"S Rixner","year":"2000","unstructured":"Rixner, S., Dally, W.J., Kapasi, U.J.: Memory access scheduling. ACM SIGARCH Comput. Architect. News 28(2), 128\u2013138 (2000)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Kotra, J.B., Shahidi, N., Chishti, Z.A., et al.: Hardware-software co-design to mitigate dram refresh overheads: a case for refresh-aware process scheduling. In: Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 723\u2013736. ACM (2017)","DOI":"10.1145\/3037697.3037724"},{"issue":"3","key":"9_CR21","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1145\/2366231.2337164","volume":"40","author":"KT Malladi","year":"2012","unstructured":"Malladi, K.T., Lee, B.C., Nothaft, F.A.: Towards energy-proportional datacenter memory with mobile DRAM. ACM SIGARCH Comput. Architect. News 40(3), 37\u201348 (2012)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"9_CR22","doi-asserted-by":"crossref","unstructured":"Cui, Z., McKee, S.A., Zha, Z., et al. DTail: a flexible approach to DRAM refresh management. In: Proceedings of the 28th ACM International Conference on Supercomputing, pp. 43\u201352. ACM (2014)","DOI":"10.1145\/2597652.2597663"}],"container-title":["Communications in Computer and Information Science","Advanced Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-2423-9_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,24]],"date-time":"2019-10-24T03:28:13Z","timestamp":1571887693000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-2423-9_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9789811324222","9789811324239"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-2423-9_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"ACA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Conference on Advanced Computer Architecture","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Changsha","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 August 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 August 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"aca2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/aca2018.tcarch.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}