{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:39:33Z","timestamp":1743136773405,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":10,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_1","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"3-15","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Hardware-Software Codesigns of AES Encryptor and RS-BCH Encoder"],"prefix":"10.1007","author":[{"given":"M.","family":"Mohamed Asan Basiri","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Shukla","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Mohamed Asan Basiri, M., Shukla, S.K.: Hardware optimizations for crypto implementations. In: IEEE International Symposium on VLSI Design and Test, pp. 1\u20136 (2016)","DOI":"10.1109\/ISVDAT.2016.8064877"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Anwar, H., et al.: Parameterized AES-based crypto processor for FPGAs. In: IEEE Euromicro Conference on Digital System Design (DSD), pp. 465\u2013472 (2014)","DOI":"10.1109\/DSD.2014.90"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Chaves, R., Kuzmanov, G., Vassiliadis, S., Sousa, L.: Reconfigurable memory based AES co-processor. In: IEEE International Parallel and Distributed Processing Symposium, pp. 1\u20138 (2006)","DOI":"10.1109\/IPDPS.2006.1639441"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Otero, C.T.O., Tse, J., Manohar, R.: AES hardware-software codesign in WSN. In: IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 85\u201392 (2015)","DOI":"10.1109\/ASYNC.2015.21"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Baskaran, S., Rajalakshmi, P.: Hardware-software codesign of AES on FPGA. In: ACM International Conference on Advances in Computing, Communications and Informatics, pp. 1118\u20131122 (2012)","DOI":"10.1145\/2345396.2345575"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Heinrich, E., Staamann, S., Joost, R., Salomon, R.: Comparison of FPGA-based implementation alternatives for complex algorithms in networked embedded systems - the encryption example. In: IEEE International Conference on Emerging Technologies and Factory Automation, pp. 1449\u20131456 (2008)","DOI":"10.1109\/ETFA.2008.4638587"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Hasamnis, M.A., Limaye, S.S.: Design and implementation of Rijindael\u2019s encryption algorithm with hardware\/Software codesign using NIOS II processor. In: IEEE Conference on Industrial Electronics and Applications (ICIEA), pp. 1386\u20131389 (2012)","DOI":"10.1109\/ICIEA.2012.6360939"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Zhang, L., Wang, Z., Hu, Q., Zhang, J.: High speed concatenated code codec for optical communication systems. In: IEEE International Symposium on Photonics and Optoelectronics, pp. 1\u20134 (2009)","DOI":"10.1109\/SOPO.2009.5230247"},{"key":"1_CR9","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1016\/j.optcom.2007.01.047","volume":"273","author":"J Yuan","year":"2007","unstructured":"Yuan, J., Ye, W., Jiang, Z., Mao, Y., Wang, W.: A novel super-FEC code based on concatenated code for high-speed long-haul optical communication systems. Opt. Commun. 273, 421\u2013427 (2007)","journal-title":"Opt. Commun."},{"key":"1_CR10","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1016\/j.vlsi.2017.06.009","volume":"59","author":"Mohamed Asan Basiri M","year":"2017","unstructured":"Mohamed Asan Basiri, M., Shukla, S.K.: Flexible VLSI architectures for Galois field multipliers. Integration VLSI Journal 59, 109\u2013124 (2017)","journal-title":"Integration"}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:42:50Z","timestamp":1558395770000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_1","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}