{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:48:59Z","timestamp":1743047339832,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":10,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811359491"},{"type":"electronic","value":"9789811359507"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-981-13-5950-7_10","type":"book-chapter","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T21:31:33Z","timestamp":1548365493000},"page":"109-120","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Supply and Temperature Independent Voltage Reference Circuit in Subthreshold Region"],"prefix":"10.1007","author":[{"given":"Vineysarathi","family":"Kokkula","sequence":"first","affiliation":[]},{"given":"Akash","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Raghvendra","family":"Deshmukh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,25]]},"reference":[{"issue":"1","key":"10_CR1","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1109\/TVLSI.2017.2754442","volume":"26","author":"Y Liu","year":"2018","unstructured":"Liu, Y., Zhan, C., Wang, L.: An ultralow power subthreshold CMOS voltage reference without requiring resistors or BJTs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(1), 201\u2013205 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Lee, J.M., et al.: 5.7 A 29nW bandgap reference circuit. In: IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, pp. 1\u20133 (2015)","DOI":"10.1109\/ISSCC.2015.7062945"},{"issue":"5","key":"10_CR3","doi-asserted-by":"publisher","first-page":"1443","DOI":"10.1109\/JSSC.2017.2654326","volume":"52","author":"I Lee","year":"2017","unstructured":"Lee, I., Sylvester, D., Blaauw, D.: A subthreshold voltage reference with scalable output voltage for low-power IoT systems. IEEE J. Solid-State Circ. 52(5), 1443\u20131449 (2017)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"3","key":"10_CR4","first-page":"406","volume":"16","author":"B Chatterjee","year":"2017","unstructured":"Chatterjee, B., Modak, N., Amaravati, A., Mistry, D., Das, D.M., Baghini, M.S.: A sub-1 V, 120 nW, PVT-variation tolerant, tunable, and scalable voltage reference with 60-dB PSNA. IEEE Trans. Nanotechnol. 16(3), 406\u2013410 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"8","key":"10_CR5","doi-asserted-by":"publisher","first-page":"1547","DOI":"10.1109\/TVLSI.2014.2340576","volume":"23","author":"D Albano","year":"2015","unstructured":"Albano, D., Crupi, F., Cucchi, F., Iannaccone, G.: A sub- \n                    \n                      \n                    \n                    $${kT}\/q$$\n                   voltage reference operating at 150 mV. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(8), 1547\u20131551 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10_CR6","unstructured":"Anvesha, A., Baghini, M.S.: A sub-1V 32nA process, voltage and temperature invariant voltage reference circuit. In: 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, Pune, pp. 136\u2013141 (2013)"},{"key":"10_CR7","unstructured":"Zeng, Y., Huang, Y., Zeng, M., Tan, H.-Z.: A 1.2nW, 2.1ppm\/\n                    \n                      \n                    \n                    $$\\circ $$\n                  C subthreshold CMOS voltage reference without resistors. In: IET International Conference on Information and Communications Technologies (IETICT 2013), Beijing, pp. 112\u2013116 (2013)"},{"issue":"7","key":"10_CR8","doi-asserted-by":"publisher","first-page":"2047","DOI":"10.1109\/JSSC.2009.2021922","volume":"44","author":"K Ueno","year":"2009","unstructured":"Ueno, K., Hirose, T., Asai, T., Amemiya, Y.: A 300 nW, 15 ppm\/C, 20 ppm\/V CMOS voltage reference circuit consisting of subthreshold MOSFETs. IEEE J. Solid-State Circ. 44(7), 2047\u20132054 (2009)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"7","key":"10_CR9","first-page":"621","volume":"62","author":"Y Wang","year":"2015","unstructured":"Wang, Y., Zhu, Z., Yao, J., Yang, Y.: A 0.45-V, 14.6-nW CMOS subthreshold voltage reference with no resistors and no BJTs. IEEE Trans. Circ. Syst. II: Expr. Briefs 62(7), 621\u2013625 (2015)","journal-title":"IEEE Trans. Circ. Syst. II: Expr. Briefs"},{"issue":"23","key":"10_CR10","doi-asserted-by":"publisher","first-page":"1448","DOI":"10.1049\/el.2013.1761","volume":"49","author":"H Klimach","year":"2013","unstructured":"Klimach, H., Costa, A.L.T., Monteiro, M.F.C., Bampi, S.: Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations. Electron. Lett. 49(23), 1448\u20131449 (2013)","journal-title":"Electron. Lett."}],"container-title":["Communications in Computer and Information Science","VLSI Design and Test"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-5950-7_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T23:43:24Z","timestamp":1558395804000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-5950-7_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9789811359491","9789811359507"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-5950-7_10","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 January 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VDAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on VLSI Design and Test","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madurai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vdat2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vdat2018.tce.edu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}